

Low Voltage SPDT Analog Switch 2:1 Mux/Demux Bus Switch

Features

- CMOS Technology for Bus and Analog Applications
- Low On-Resistance: 8Ω at 3.0V
- Wide V_{CC} Range: 1.65V to 5.5V
- Rail-to-Rail Signal Range
- Control Input Overvoltage Tolerance: 5.5V
- Fast Transition Speed: 2ns at 5.0V
- High Off Isolation: -63dB @ 10MHz
- Break-Before-Make Switching
- High Bandwidth: 350MHz
- Extended Industrial Temperature Range: -40 °C to 85 °C
- PI5A3157B Is Improved Direct Replacement for NC7SB3157
- Packaging (Pb-free & Green):
 - 6-pin UDFN 1mm×1mm
 - 6-pin SC70

Description

The PI5A3157B is a high-bandwidth, fast single-pole double-throw (SPDT) CMOS switch. It can be used as an analog switch or as a low-delay bus switch. Specified over a wide operating power supply voltage range, 1.65V to 5.5V, the PI5A3157B has a maximum ON resistance of 12-ohms at 1.65V, 9-ohms at 2.3V & 6-ohms at 4.5V.


Break-before-make switching prevents both switches being enabled simultaneously. This eliminates signal disruption during switching.

The control input, S, is independent of supply voltage. PI5A3157B is an improved direct replacement for the NC7SB3157.

Application

- Cell Phones
- PDAs
- MP3 Players
- Portable Instrumentation
- Battery powered Communications
- Computer Peripherals

Pin Assignment



Pin Description

Pin No		Pin Name	Description
SC70-6	UDFN-6		
1	2	B1	Data Port
2	5	GND	Ground
3	4	B0	Data Port (Normally connected)
4	3	A	Common Output/Data Port
5	1	V _{CC}	Positive Power Supply
6	6	S	Logic control

Logic Function Table

Logic Inputs(S)	Function
0	B ₀ connect to A
1	B ₁ connect to A

Maximum Ratings

Storage Temperature.....	-65 °C to +150 °C
Ambient Temperature with Power Applied.....	-40 °C to +85 °C
Supply Voltage V_{CC}	-0.5V to +7.0V
DC Control Input Voltage V_S	-0.5V to +7.0V
DC Input Voltage V_{IN}	-0.5V to $V_{CC} + 0.5V$
DC Output Current V_{OUT}	128mA
DC V_{CC} or Ground Current I_{CC} / I_{GND}	$\pm 100mA$
Junction Temperature under Bias (T_J)	150 °C
Junction Lead Temperature (T_L) (Soldering, 10 seconds)	260 °C
Power Dissipation (P_d) @ +85 °C	180mW
ESD(HBM).....	2000V

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating Voltage	-	1.65	-	5.5	V
V_S	Control Input Voltage	-	0	-	5.5	V
V_{IN}	Switch Input Voltage	-	0	-	V_{CC}	V
V_{OUT}	Output Voltage	-	0	-	V_{CC}	V
T_A	Operating Temperature	-	-40	25	85	°C
T_s						
tr, tf	Input Rise and Fall Time	Control Input $V_{CC} = 2.3V$ to $3.6V$	0	-	10	ns/V
		Control Input $V_{CC} = 4.5V$ to $5.5V$	0	-	5	ns/V

Note: Control input must be held HIGH or LOW; it must not float.

DC Electrical Characteristics

($T_A = -40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$, unless otherwise noted.)

Parameter	Description	Test Conditions	Temperature (T_A : $^\circ\text{C}$)	Min	Typ	Max	Units
V_{IAR}	Analog Input Signal Range	V_{CC}	$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	0	-	V_{CC}	V
R_{ON}	ON Resistance ⁽¹⁾	$V_{CC}=4.5\text{V}$, $I_O = 30\text{mA}$, $V_{IN} = 0\text{V}$	25 $^\circ\text{C}$	-	4	6	Ω
		$V_{CC}=4.5\text{V}$, $I_O=-30\text{mA}$, $V_{IN}=2.4\text{V}$		-	5	8	
		$V_{CC}=4.5\text{V}$, $I_O=-30\text{mA}$, $V_{IN}=4.5\text{V}$		-	7	11	
		$V_{CC}=4.5\text{V}$, $I_O = 30\text{mA}$, $V_{IN} = 0\text{V}$	$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	6	
		$V_{CC}=4.5\text{V}$, $I_O=-30\text{mA}$, $V_{IN}=2.4\text{V}$		-	-	8	
		$V_{CC}=4.5\text{V}$, $I_O=-30\text{mA}$, $V_{IN}=4.5\text{V}$		-	-	11	
		$V_{CC}=3.0\text{V}$, $I_O = 24\text{mA}$, $V_{IN} = 0\text{V}$	25 $^\circ\text{C}$	-	5	8	
		$V_{CC}=3.0\text{V}$, $I_O = -24\text{mA}$, $V_{IN} = 3.0\text{V}$		-	10	15	
		$V_{CC}=3.0\text{V}$, $I_O = 24\text{mA}$, $V_{IN} = 0\text{V}$		$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	
		$V_{CC}=3.0\text{V}$, $I_O=-24\text{mA}$, $V_{IN}=3.0\text{V}$	-		-	15	
		$V_{CC}=2.3\text{V}$, $I_O = 8\text{mA}$, $V_{IN} = 0\text{V}$	25 $^\circ\text{C}$		-	6	
		$V_{CC}=2.3\text{V}$, $I_O = -8\text{mA}$, $V_{IN} = 2.3\text{V}$		-	13	20	
		$V_{CC}=2.3\text{V}$, $I_O = 8\text{mA}$, $V_{IN} = 0\text{V}$		$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	
		$V_{CC}=2.3\text{V}$, $I_O=-8\text{mA}$, $V_{IN}=2.3\text{V}$	-		-	20	
		$V_{CC}=1.65\text{V}$, $I_O = 4\text{mA}$, $V_{IN} = 0\text{V}$	25 $^\circ\text{C}$		-	8	
		$V_{CC}=1.65\text{V}$, $I_O=-4\text{mA}$, $V_{IN}=1.65\text{V}$		-	20	30	
		$V_{CC}=1.65\text{V}$, $I_O = 4\text{mA}$, $V_{IN} = 0\text{V}$		$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	
		$V_{CC}=1.65\text{V}$, $I_O=-4\text{mA}$, $V_{IN}=1.65\text{V}$	-		-	25	
ΔR_{ON}	ON Resistance Match Between Channels ^(1,2,3)	$V_{CC}=4.5\text{V}$, $I_A=-30\text{mA}$, $V_{IN}=3.15\text{V}$	25 $^\circ\text{C}$		-	0.15	-
		$V_{CC}=3.0\text{V}$, $I_A=-24\text{mA}$, $V_{IN}=2.1\text{V}$		-	0.2	-	
		$V_{CC}=2.3\text{V}$, $I_A=-8\text{mA}$, $V_{IN}=1.6\text{V}$		-	0.3	-	
		$V_{CC}=1.65\text{V}$, $I_A=-4\text{mA}$, $V_{IN}=0\text{V}$		-	0.5	-	
R_{ONF}	ON Resistance Flatness ^(1,2,4)	$V_{CC}=5.0\text{V}$, $I_A = -30\text{mA}$, $0 \leq V_{IN} \leq V_{CC}$	25 $^\circ\text{C}$	-	6	-	Ω
		$V_{CC}=3.3\text{V}$, $I_A = -24\text{mA}$, $0 \leq V_{IN} \leq V_{CC}$		-	12	-	
		$V_{CC}=2.5\text{V}$, $I_A = -8\text{mA}$, $0 \leq V_{IN} \leq V_{CC}$		-	22	-	
		$V_{CC}=1.8\text{V}$, $I_A = -4\text{mA}$, $0 \leq V_{IN} \leq V_{CC}$		-	90	-	
V_{IH}	Input High Voltage (Logic High Level)	$V_{CC}=1.65\text{V}$	$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	1	-	-	V
		$V_{CC} = 2.3\text{V}$		1.2	-	-	
		$V_{CC} = 3\text{V}$		1.3	-	-	
		$V_{CC} = 4.2\text{V}$		1.5	-	-	
		$V_{CC} = 5.5\text{V}$		1.8	-	-	
V_{IL}	Input Low Voltage (Logic Low Level)	$V_{CC}=1.65\text{V}$	$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	0.4	V
		$V_{CC} = 2.3\text{V}$		-	-	0.6	
		$V_{CC} = 3\text{V}$		-	-	0.8	
		$V_{CC} = 4.2\text{V}$		-	-	1	
		$V_{CC} = 5.5\text{V}$		-	-	1.2	
I_{LKC}	Input Leakage Current	$0 \leq V_{IN} \leq 5.5\text{V}$, $V_{CC}=0\text{V}$ to 5.5V	25 $^\circ\text{C}$	-	-	± 0.1	μA
			$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	± 1.0	
I_{OFF}	OFF State Leakage Current	$0 \leq V_{IN} \leq 5.5\text{V}$, $V_{CC}=1.65\text{V}$ to 5.5V	25 $^\circ\text{C}$	-	-	± 0.1	μA
			$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	± 10	
I_{CC}	Quiescent Supply Current	All channels ON or OFF, $V_{IN} = V_{CC}$ or GND, $I_{OUT}=0$, $V_{CC} = 5.5\text{V}$	25 $^\circ\text{C}$	-	-	1	μA
			$-40\text{ }^\circ\text{C}$ to $85\text{ }^\circ\text{C}$	-	-	5	

Notes:

1. Measured by voltage drop between A and B pins at the indicated current through the device. ON resistance is determined by the lower of the voltages on two ports (A or B).
2. Parameter is characterized but not tested in production.
3. $\Delta R_{ON} = R_{ON\text{ max}} - R_{ON\text{ min}}$, measured at identical V_{CC} , temperature and voltage levels.
4. Flatness is defined as difference between maximum and minimum value of ON resistance over the specified range of conditions. Guaranteed by design.

Capacitance⁽¹⁾
(T_A = 25 °C, unless otherwise noted.)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
C _{IN}	Control Input	V _{CC} = 5.0V, f = 1 MHz ⁽¹⁾	-	2.5	-	pF
C _{IO-B}	For B Port, Switch OFF		-	5.0	-	
C _{IOA-ON}	For A Port, Switch ON		-	15.0	-	

Notes:

1. Capacitance is characterized but not tested in production

Switch and AC Characteristics⁽¹⁾

Parameter	Description	Test Conditions	Supply Voltage	Temperature (T _A : °C)	Min	Typ	Max	Units	
t _{PLH} t _{PHL}	Propagation Delay: A to Bn	See test circuit diagrams 1 and 2. V _I Open ⁽²⁾	V _{CC} = 1.65V to 1.95V V _{CC} = 2.3V to 2.7V V _{CC} = 3.0V to 3.6V V _{CC} = 4.5V to 5.5V	-40 to 85 °C	-	-	3.5 1.1 0.9 0.6	ns	
t _{PZL} t _{PZH}	Output Enable Turn ON Time: A to Bn	See test circuit diagrams 1&2. V _I = 2V _{CC} for t _{PZL} , V _I = 0V for t _{PZH}	V _{CC} = 1.65V to 1.95V V _{CC} = 2.3V to 2.7V V _{CC} = 3.0V to 3.6V V _{CC} = 4.5V to 5.5V	-40 to 85 °C	6 3.5 2.5 1.7	- - - -	13 8.0 6.9 5.2		
t _{PLZ} t _{PHZ}	Output Disable Turn OFF Time: A to Bn	See test circuit diagrams 1 and 2. V _I = 2V _{CC} for t _{PLZ} , V _I = 0V for t _{PHZ}	V _{CC} = 1.65V to 1.95V V _{CC} = 2.3V to 2.7V V _{CC} = 3.0V to 3.6V V _{CC} = 4.5V to 5.5V	-40 to 85 °C	3 2 1.5 0.8	- - - -	13 9 7.0 4.5		
t _{BM}	Break Before Make Time	See test circuit diagram 3.	V _{CC} = 1.65V to 1.95V V _{CC} = 2.3V to 2.7V V _{CC} = 3.0V to 3.6V V _{CC} = 4.5V to 5.5V	-40 to 85 °C	- - - -	3.7 2.5 2.5 1.6	- - - -		
Q	Charge Injection	C _L = 0.1nF, V _{GEN} = 0V, R _{GEN} = 0Ω. See test circuit 4.	V _{CC} = 5.0V V _{CC} = 3.3V	25 °C	- -	5 4	- -		pC
OIRR	Off Isolation	R _L = 50Ω, V _{GEN} = 0V, R _{GEN} = 0Ω, f = 10MHz. See test circuit 5 ⁽³⁾	V _{CC} = 1.65V to 5.5V	25 °C	-	-63	-		dB
X _{TALK}	Crosstalk Isolation	See test circuit 6 ⁽⁴⁾	V _{CC} = 1.65V to 5.5V	25 °C	-	-64	-		
f _{3dB}	-3dB Bandwidth	See test circuit 9	V _{CC} = 1.65V to 5.5V	25 °C	-	350	-		MHz
T _{HD}	Total Harmonic Distortion	R _L = 600Ω, V _{IN} = 0.5Vpp, f = 20Hz to 20kHz	V _{CC} = 1.65V to 5.5V	25 °C	-	0.012	-		%

Notes:

1. Guaranteed by design.
2. The device contributes no other propagation delay other than the RC delay of the switch ON resistance and the 50pF load capacitance, when driven by an ideal voltage source with zero output impedance.
3. Off Isolation = 20 Log₁₀ [V_{Bn}/V_A] and is measured in dB.
4. Crosstalk Isolation = 20 Log₁₀ [V_{B1}/V_{B0}] and is measured in dB.

Test Circuits and Timing Diagrams




Figure 1. AC Test Circuit




Figure 2. AC Waveforms




Figure 3. Break Before Make Interval Timing




Figure 4. Charge Injection Test




Figure 5. Off Isolation




Figure 6. Crosstalk




Figure 7. Channel Off Capacitance




Figure 8. Channel On Capacitance






Figure 9. Bandwidth

Mechanical Information


6-pin UDFN 1x1 (ZU)



TOP VIEW




BOTTOM VIEW



SIDE VIEW

PKG. DIMENSIONS(MM)		
SYMBOL	Min	Max
A	0.50	0.60
A1	0.00	0.05
A3	0.15 REF	
D	0.95	1.05
E	0.95	1.05
b	0.10	0.20
L	0.30	0.50
e	0.35 BSC	


Note:
1. Ref: JEDEC MO-287A





DATE: 06/18/13

DESCRIPTION: 6-Pin, UDFN, 1X1
PACKAGE CODE: ZU (ZU6)
DOCUMENT CONTROL #: PD-2152
REVISION: --

Marking Description



6-pin SC70 (C6)

 <p style="margin-top: 10px;"> XXX DENOTES DIMENSIONS XXX IN MILLIMETERS </p>	<p style="text-align: center;">DOCUMENT CONTROL NO. PD - 1902</p> <hr/> <p>REVISION: DATE: 03/12/01</p>
<p>Notes:</p> <ol style="list-style-type: none"> 1) Controlling dimensions in millimeters 2) Ref: JEDEC MO-203AB 	
 <p style="margin-top: 5px;"> Pericom Semiconductor Corporation 2380 Bering Drive, San Jose, CA 95131 Tel: (408) 435-0800 • Fax: (408) 435-1100 </p>	
<p>DESCRIPTION: 6-PIN SHRINK SOT (SC70-6)</p>	
<p>PACKAGE CODE: C6</p>	

Ordering Information

Part Number	Package Code	Package	Top Marking
PI5A3157BZUEX	ZU	Lead Free and Green UDFN-6 (ZU6) Type and Reel	b
PI5A3157BC6EX	C6	Lead Free and Green SC70-6 (C6) Tape and Reel	kD

Notes:

- E = Pb-free and Green
- Adding X Suffix= Tape/Reel