

www.ti.com

CAB4A - DDR4 Register

32-Bit 1:2 Command/Address/Control Buffer and 1:4 Differential Clock Buffer

Check for Samples: CAB4A

FEATURES

- DDR4RCD01 JEDEC Compliant
- DDR4 RDIMM and LRDIMM up to DDR4-2400
- 32 Bits 1-to-2 Register Outputs
- 1-to-4 Differential Clock Buffer
- 1.2V Operation
- PLL with Internal Feedback
- Configurable Driver Strength
- Scalable Weak Driver
- Programmable Latency
- Output Driver Calibration
- Address Mirroring and Inversion
- DDR4 Full-Parity Operation
- On-Chip Programmable V_{REF} Generation
- CA Bus Training Mode
- I²C[™] Interface Support
- Up to 16-Logical Ranks Support for 3DS RDIMMs and LRDIMMs
- Up to 4 Physical Ranks Support for RDIMMs and LRDIMMs

DESCRIPTION

The CAB4 is 32-bit 1:2 Command/Address/Control Buffer and 1:4 differential Clock Buffer designed for operation on DDR4 registered DIMMs with a 1.2 V VDD mode.

All inputs are pseudo-differential using external or internal voltage reference. All outputs are full swing CMOS drivers optimized to drive 15 to 50 Ω effective terminated traces in DDR4 RDIMM, LRDIMM and 3D-Stacked DIMM applications. The clock outputs, command/address outputs, control outputs, data buffer control outputs can be enabled in groups, and independently driven with different strengths to compensate for different DIMM net topologies. The DDR4 Register operates from a differential clock (CK_t and CK_c). Inputs are registered at the crossing of CK_t going HIGH, and CK_c going LOW. The input signals could be either re-driven to the outputs if one of the input signals DCS[n:0]_n is driven LOW or it could be used to access device internal control registers when certain input conditions are met.

The device is characterized in the operating temperature range from -40°C to 95°C.




Figure 1. DDR4 - RDIMM Memory Subsystem


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. I²C is a trademark of NXP Semiconductors.

All other trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

www.ti.com

SNAS630B-JULY 2013-REVISED OCTOBER 2013



FUNCTIONAL BLOCK DIAGRAM



www.ti.com

SNAS630B-JULY 2013-REVISED OCTOBER 2013

Table 1. TERMINAL FUNCTIONS

SIGN	IAL	TYPE	DESCRIPTION			
GROUP	NAME	TYPE	DESCRIPTION			
	DCKE0/1 DODT0/1		DRAM corresponding register function pins not associated with Chip Select.			
	DCS0_nDCS1_ n		DRAM corresponding register Chip Select signals.			
Input Control bus	DCS2_nDCS3_ n or DC0DC1	CMOS ⁽¹⁾ VREF based	DRAM corresponding register Chip Select signals. These pins initiate DRAM address/command decodes, and as such exactly one will be LOW when a valid address/command is present which should be re-driven. Some of these have alternative functions:			
	000001		• DCS2_n ↔ DC0			
			DCS3_n ↔ DC1			
<u> </u>	DC2		DRAM corresponding register Chip ID 2 signal.			
	DA0DA13, DA17 DBA0DBA1,		 DRAM corresponding register inputs. In case of an ACT command some of these terminals have an alternative function: DRAM corresponding register command signals DA14 ↔ DWE n 			
	DBG0DBG1	CMOS ⁽¹⁾ VREF based	• DA15 \leftrightarrow DCAS n			
Input Address and Command bus			 DA16 ↔ DRAS n 			
Command bus	DA14DA16 or DWE_n, DCAS_n, DRAS_n					
	DACT_n		DRAM corresponding register DACT_n signal.			
Clock inputs	CK_t, CK_c	CMOS differential	Differential master clock input pair to the PLL with a 10 k Ω ~ 100 k Ω pull-down resistor.			
Reset input	DRST_n	CMOS input	Active LOW asynchronous reset input. When LOW, it causes a reset of the internal latches and disables the outputs, thereby forcing the outputs to float.			
Parity input	DPAR	CMOS ⁽²⁾ VREF based	Input parity is received on pin DPAR and should maintain even parity across the address and command inputs (see above), at the rising edge of the input clock.			
Error Input	ERROR_IN_n	CMOS input	DRAM address parity and CRC Alert is connected to this input pin, which in turn is buffered and re-driven to the ALERT_n output of the register. Requires external pull-up resistor. ⁽³⁾			
	BODT		Data buffer on-die termination signal.			
	BCKE	CMOS ⁽³⁾	Data buffer clock enable signal for PLL power management.			
Data buffer control and communication	BCOM[3:0]	CINIOS	Register communication bus for data buffer programming and control access.			
outputs	BCK_t, BCK_c	CMOS differential	Differential clock output pair to the data buffer			
	BVREFCA	VDD/2Reference Voltage	Output reference voltage for data buffer control bus receivers.			

(1) These receivers use VREFCA as the switching point reference.

- (2) These receivers use VREFCA as the switching point reference.
- (3) CMOS: These outputs with rail to rail signal swing and programmable impedance are optimized for memory applications to drive DRAM inputs over a terminated transmission line.
 - Error_In_n: Internal Pull-up resistor can be turned on.

SNAS630B - JULY 2013 - REVISED OCTOBER 2013

www.ti.com

Table 1. TERMINAL FUNCTIONS (continued)

SIGNAL			DESCRIPTION				
GROUP	NAME	TYPE	DESCRIPTION				
	QACKE0/1, QAODT0/1, QBCKE0/1, QBODT0/1		Register output CKE and ODT signals.				
Output Control Bus	QACS0_nQACS 1_n, QBCS0_nQBCS 1_n		Register output Chip Select signals.				
	QACS2_nQACS 3_n, QBCS2_nQBCS 3_n or QAC0QAC1, QBC0QBC1		$\begin{array}{llllllllllllllllllllllllllllllllllll$				
	QAC2, QBC2		Register output Chip ID2 signals.				
Output Address and Command bus	QAA0QAA13, QAA17, QBA0QBA13, QBA17, QABA0QABA1, QBBA0QBBA1, QAG0QAG1, QBG0QBG1	CMOS	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.				
	QAA14QAA16, QBA14QBA16 or QAWE_n, QACAS_n, QARAS_n, QBWE_n, QBCAS_n, QBRAS_n		$\begin{array}{l} \label{eq:constraint} Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock. In case of an ACT command some of these terminals have an alternative function: $				
	QAACT-n, QBACT_n		Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock.				
Vref output	QVREFCA	VDD/2 Reference voltage	Output reference voltage for DRAM receivers				
Clock outputs	Y0_tY3_t, Y0_cY3_c	CMOS differential	Re-driven clocks				
Reset output	QRST_n	CMOS	Re-driven reset. This is not an asynchronous output.				
Parity outputs	QAPAR, QBPAR	CMOS	Re-driven parity ⁽⁴⁾				
Error out	ALERT_n	Open drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs when parity checking is enabled or that the ERROR_IN_n input was asserted, regardless of whether parity checking is enabled or not.				
I ² C pins	SDA SCL SA[2:0] BFUNC VDDSPD	Open drain I/O CMOS input CMOS input CMOS input Power input	I ² C Data I ² C Clock I ² C Address signals Reserved ⁽⁵⁾ I ² C power input				

 $\begin{array}{ll} \mbox{(4)} & \mbox{I}^2 \mbox{C} \mbox{ inputs: These inputs are 2.5V inputs, except BFUNC which is a 1.2V input.} \\ \mbox{(5)} & \mbox{BFUNC has an internal pull-down resistor of 120 k} \Omega \mbox{ to V.} \end{array}$





SNAS630B-JULY 2013-REVISED OCTOBER 2013

www.ti.com

Table 1. TERMINAL FUNCTIONS (continued)

SIGNAL		TYPE	DESCRIPTION		
GROUP	NAME	TYPE	DESCRIPTION		
	VREFCA	VCC/2Reference voltage	Input reference voltage for the CMOS inputs.		
	VDD	Power input	Power supply voltage		
	VSS	Ground input	Ground		
	AVDD	Analog power	Analog supply voltage		
Miscellaneous pins	PVDD	Clock power	Clock logic and clock output driver power supply.		
	PVSS	Clock ground	Clock logic and clock output driver ground.		
	ZQCAL	Reference	Needs a calibration resistor of $240\Omega \pm 1\%$ to VSS.		
	NU	Mechanical ball	Do not connect on PCB.		
	RFU[3:0]	I/O	Reserved; must be left floating on DIMM and in DDR4 register.		

SNAS630B-JULY 2013-REVISED OCTOBER 2013



www.ti.com

REVISION HISTORY

Change document to production data.



16-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CAB4AZNRR	ACTIVE	NFBGA	ZNR	253	2000	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	-40 to 95	CAB4A6	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

16-Aug-2014

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CAB4AZNRR	NFBGA	ZNR	253	2000	330.0	24.4	8.3	13.8	1.8	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

31-Oct-2014




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CAB4AZNRR	NFBGA	ZNR	253	2000	336.6	336.6	31.8

ZNR (R-PBGA-N253)

PLASTIC BALL GRID ARRAY



A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. This package is Pb-free.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated