

MC9S08PA16

MC9S08PA16 Series Data Sheet

Supports: MC9S08PA16(A) and MC9S08PA8(A)

Key features

- 8-Bit S08 central processor unit (CPU)
 - Up to 20 MHz bus at 2.7 V to 5.5 V across operating temperature range of -40 °C to 105 °C for V part and -40 °C to 125 °C for M part.
 - Supporting up to 40 interrupt/reset sources
 - Supporting up to four-level nested interrupt
 - On-chip memory
 - Up to 16 KB flash read/program/erase over full operating voltage and temperature
 - Up to 256 byte EEPROM; 2-byte erase sector; program and erase while executing flash
 - Up to 2048 byte random-access memory (RAM)
 - Flash and RAM access protection
- Power-saving modes
 - One low-power stop mode; reduced power wait mode
 - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
- Clocks
 - Oscillator (XOSC) - loop-controlled Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 39.0625 kHz or 4 MHz to 20 MHz
 - Internal clock source (ICS) - containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allowing 1% deviation across temperature range of 0 °C to 70 °C and 2% deviation across the whole operating temperature; up to 20 MHz
- System protection
 - Watchdog with independent clock source
 - Low-voltage detection with reset or interrupt; selectable trip points
 - Illegal opcode detection with reset
 - Illegal address detection with reset

MC9S08PA16A and MC9S08PA8A are recommended for new design

- Development support
 - Single-wire background debug interface
 - Breakpoint capability to allow three breakpoints setting during in-circuit debugging
 - On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes
- Peripherals
 - ACMP - one analog comparator with both positive and negative inputs; separately selectable interrupt on rising and falling comparator output; filtering
 - ADC - 12-channel, 12-bit resolution; 2.5 µs conversion time; data buffers with optional watermark; automatic compare function; internal bandgap reference channel; operation in stop mode; optional hardware trigger
 - CRC - programmable cyclic redundancy check module
 - FTM - two flex timer modulators modules including one 6-channel and one 2-channel ones; 16-bit counter; each channel can be configured for input capture, output compare, edge- or center-aligned PWM mode
 - IIC - One inter-integrated circuit module; up to 400 kbps; multi-master operation; programmable slave address; supporting broadcast mode and 10-bit addressing; supporting SMBUS and PMBUS
 - MTIM - One modulo timer with 8-bit prescaler and overflow interrupt
 - RTC - 16-bit real timer counter (RTC)
 - SCI - two serial communication interface (SCI/UART) modules optional 13-bit break; full duplex non-return to zero (NRZ); LIN extension support
 - SPI - one 8-bit serial peripheral interface (SPI) modules; full-duplex or single-wire bidirectional; master or slave mode


- Input/Output
 - Up to 37 GPIOs including one output-only pin
 - One 8-bit keyboard interrupt module (KBI)
 - Two true open-drain output pins
 - Four, ultra-high current sink pins supporting 20 mA source/sink current
- Package options
 - 44-pin LQFP
 - 32-pin LQFP
 - 20-pin SOIC; 20-pin TSSOP
 - 16-pin TSSOP

Table of Contents

1	MCU block diagram.....	4	6.2.1	Control timing.....	17
2	Orderable part numbers.....	5	6.2.2	Debug trace timing specifications.....	18
3	Part identification.....	6	6.2.3	FTM module timing.....	19
3.1	Description.....	6	6.3	Thermal specifications.....	20
3.2	Format.....	6	6.3.1	Thermal characteristics.....	20
3.3	Fields.....	6	7	Peripheral operating requirements and behaviors.....	21
3.4	Example.....	6	7.1	External oscillator (XOSC) and ICS characteristics.....	21
4	Parameter Classification.....	7	7.2	NVM specifications.....	22
5	Ratings.....	7	7.3	Analog.....	24
5.1	Thermal handling ratings.....	7	7.3.1	ADC characteristics.....	24
5.2	Moisture handling ratings.....	7	7.3.2	Analog comparator (ACMP) electricals.....	27
5.3	ESD handling ratings.....	8	7.4	Communication interfaces.....	27
5.4	Voltage and current operating ratings.....	8	7.4.1	SPI switching specifications.....	27
6	General.....	9	8	Dimensions.....	30
6.1	Nonswitching electrical specifications.....	9	8.1	Obtaining package dimensions.....	30
6.1.1	DC characteristics.....	9	9	Pinout.....	31
6.1.2	Supply current characteristics.....	15	9.1	Signal multiplexing and pin assignments.....	31
6.1.3	EMC performance.....	16	9.2	Device pin assignment.....	33
6.2	Switching specifications.....	17	10	Revision history.....	35

1 MCU block diagram

The block diagram below shows the structure of the MCUs.



1. PTA2 and PTA3 operate as true-open drain when working as output.

2. PTA4/ACMP0/BKGD/MS is an output-only pin when used as port pin.

3. PTD0, PTD1, PTB4 and PTB5 can provide high sink/source current drive.

4. The secondary power pair of V_{DD} and V_{SS} (pin 11, 27 and 28 in 44-pin package) are not bonded in 32-pin, 20-pin or 16-pin packages.

Figure 1. MCU block diagram

2 Orderable part numbers

The following table summarizes the part numbers of the devices covered by this document.

Table 1. Ordering information

Feature	MC9S08PA16(A)					MC9S08PA8(A)				
	VLD	VLC	VWJ	VTJ	VTG	VLD	VLC	VWJ	VTJ	VTG
				MTJ	MTG					MTG
Max. frequency (MHz)	20	20	20	20	20	20	20	20	20	20
Flash memory (KB)	16	16	16	16	16	8	8	8	8	8
RAM (KB)	2	2	2	2	2	2	2	2	2	2
EEPROM (B)	256	256	256	256	256	256	256	256	256	256
12-bit ADC	12ch	12ch	10ch	10ch	6ch	12ch	12ch	10ch	10ch	6ch
16-bit FlexTimer	6ch+2ch	6ch+2ch	6ch+2ch	6ch+2ch	2ch+2ch	6ch+2ch	6ch+2ch	6ch+2ch	6ch+2ch	2ch+2ch
8-bit Modulo timer	1	1	1	1	1	1	1	1	1	1
ACMP	1	1	1	1	1	1	1	1	1	1
RTC	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
8-bit SPI	1	1	1	1	1	1	1	1	1	1
I2C	1	1	1	1	1	1	1	1	1	1
SCI (LIN Capable)	2	2	1	1	1	2	2	1	1	1
Watchdog	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
CRC	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
20mA high-drive pins	4	4	2	2	2	4	4	2	2	2
KBI pins	8	8	8	8	8	8	8	8	8	8
GPIO	37	28	18	18	14	37	28	18	18	14
Package	44-LQFP	32-LQFP	20-SOIC	20-TSSOP	16-TSSOP	44-LQFP	32-LQFP	20-SOIC	20-TSSOP	16-TSSOP

3 Part identification

3.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

3.2 Format

Part numbers for this device have the following format:

MC 9 S08 PA AA (V) B CC

3.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

Field	Description	Values
MC	Qualification status	MC = fully qualified, general market flow
9	Memory	9 = flash based
S08	Core	S08 = 8-bit CPU
PA	Device family	PA
AA	Approximate flash size in KB	16 = 16 KB 8 = 8 KB
(V)	Mask set version	(blank) = Any version - A = Rev. 2 or later version, this is recommended for new design
B	Operating temperature range (°C)	- M = -40 to 125 - V = -40 to 105
CC	Package designator	- LD = 44-LQFP - LC = 32-LQFP - TJ = 20-TSSOP - WJ = 20-SOIC - TG = 16-TSSOP

3.4 Example

This is an example part number:

MC9S08PA16AVLD

4 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 2. Parameter Classifications

P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

5 Ratings

5.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	–55	150	°C	1
T _{SDR}	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

5.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

5.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V_{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V_{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I_{LAT}	Latch-up current at ambient temperature of 105 °C for V part and 125 °C for M part	-100	+100	mA	

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.

5.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in below table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V_{DD}	Supply voltage	-0.3	6.0	V
I_{DD}	Maximum current into V_{DD}	—	120	mA
V_{DIO}	Digital input voltage (except RESET, EXTAL, XTAL, or true open drain pin PTA2 and PTA3)	-0.3	$V_{\text{DD}} + 0.3$	V
	Digital input voltage (true open drain pin PTA2 and PTA3)	-0.3	6	V
V_{AIO}	Analog ¹ , RESET, EXTAL, and XTAL input voltage	-0.3	$V_{\text{DD}} + 0.3$	V
I_{D}	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V_{DDA}	Analog supply voltage	$V_{\text{DD}} - 0.3$	$V_{\text{DD}} + 0.3$	V

1. All digital I/O pins, except open-drain pin PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD} . PTA2 and PTA3 is only clamped to V_{SS} .

6 General

6.1 Nonswitching electrical specifications

6.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 3. DC characteristics

Symbol	C	Descriptions			Min	Typical ¹	Max	Unit
—	—	Operating voltage		—	2.7	—	5.5	V
V _{OH}	C	Output high voltage	All I/O pins, standard-drive strength	5 V, I _{load} = -5 mA	V _{DD} - 0.8	—	—	V
	C			3 V, I _{load} = -2.5 mA	V _{DD} - 0.8	—	—	V
	C	High current drive pins, high-drive strength ²	5 V, I _{load} = -20 mA	V _{DD} - 0.8	—	—	V	
	C		3 V, I _{load} = -10 mA	V _{DD} - 0.8	—	—	V	
I _{OHT}	D	Output high current	Max total I _{OH} for all ports	5 V	—	—	-100	mA
				3 V	—	—	-50	
V _{OL}	C	Output low voltage	All I/O pins, standard-drive strength	5 V, I _{load} = 5 mA	—	—	0.8	V
	C			3 V, I _{load} = 2.5 mA	—	—	0.8	V
	C	High current drive pins, high-drive strength ²	5 V, I _{load} =20 mA	—	—	0.8	V	
	C		3 V, I _{load} = 10 mA	—	—	0.8	V	
I _{OLT}	D	Output low current	Max total I _{OL} for all ports	5 V	—	—	100	mA
				3 V	—	—	50	
V _{IH}	P	Input high voltage	All digital inputs	V _{DD} >4.5V	0.70 × V _{DD}	—	—	V
	C			V _{DD} >2.7V	0.75 × V _{DD}	—	—	
V _{IL}	P	Input low voltage	All digital inputs	V _{DD} >4.5V	—	—	0.30 × V _{DD}	V
	C			V _{DD} >2.7V	—	—	0.35 × V _{DD}	
V _{hys}	C	Input hysteresis	All digital inputs	—	0.06 × V _{DD}	—	—	mV
I _{In}	P	Input leakage current	All input only pins (per pin)	V _{IN} = V _{DD} or V _{SS}	—	0.1	1	μA

Table continues on the next page...

Table 3. DC characteristics (continued)

Symbol	C	Descriptions			Min	Typical ¹	Max	Unit
I _{OZ}	P	Hi-Z (off-state) leakage current	All input/output (per pin)	V _{IN} = V _{DD} or V _{SS}	—	0.1	1	μA
I _{OZTOT}	C	Total leakage combined for all inputs and Hi-Z pins	All input only and I/O	V _{IN} = V _{DD} or V _{SS}	—	—	2	μA
R _{PU}	P	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	—	30.0	—	50.0	kΩ
R _{PU} ³	P	Pullup resistors	PTA2 and PTA3 pin	—	30.0	—	60.0	kΩ
I _{IC}	D	DC injection current ^{4, 5, 6}	Single pin limit	V _{IN} < V _{SS} , V _{IN} > V _{DD}	-0.2	—	2	mA
			Total MCU limit, includes sum of all stressed pins		-5	—	25	
C _{In}	C	Input capacitance, all pins		—	—	—	7	pF
V _{RAM}	C	RAM retention voltage		—	2.0	—	—	V

1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5, PTD0, PTD1 support ultra high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for , are internally clamped to V_{SS} and V_{DD} .
5. Input must be current-limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the large one.
6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current ($V_{in} > V_{DD}$) is higher than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 4. LVD and POR Specification


Symbol	C	Description		Min	Typ	Max	Unit
V_{POR}	D	POR re-arm voltage ^{1, 2}		1.5	1.75	2.0	V
V_{LVDH}	C	Falling low-voltage detect threshold - high range (LVDV = 1) ³		4.2	4.3	4.4	V
V_{LVW1H}	C	Falling low-voltage warning threshold - high range	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V_{LVW2H}	C		Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V_{LVW3H}	C		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V_{LVW4H}	C		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V

Table continues on the next page...

Table 4. LVD and POR Specification (continued)

Symbol	C	Description		Min	Typ	Max	Unit
V _{HYSH}	C	High range low-voltage detect/warning hysteresis		—	100	—	mV
V _{LVDL}	C	Falling low-voltage detect threshold - low range (LVDV = 0)		2.56	2.61	2.66	V
V _{LVDW1L}	C	Falling low-voltage warning threshold - low range	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVDW2L}	C		Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVDW3L}	C		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVDW4L}	C		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	C	Low range low-voltage detect hysteresis		—	40	—	mV
V _{HYSWL}	C	Low range low-voltage warning hysteresis		—	80	—	mV
V _{BG}	P	Buffered bandgap output ⁴		1.14	1.16	1.18	V

1. Maximum is highest voltage that POR is guaranteed.
2. POR ramp time must be longer than 20 μ s/V to get a stable startup.
3. Rising thresholds are falling threshold + hysteresis.
4. Voltage factory trimmed at $V_{DD} = 5.0$ V, Temp = 25 °C

**Figure 2. Typical I_{OH} Vs. $V_{DD} - V_{OH}$ (standard drive strength) ($V_{DD} = 5$ V)**




Figure 3. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (standard drive strength) ($V_{DD} = 3\text{ V}$)




Figure 4. Typical I_{OH} Vs. $V_{DD}-V_{OH}$ (high drive strength) ($V_{DD} = 5\text{ V}$)




Figure 5. Typical I_{OH} Vs. $V_{DD} - V_{OH}$ (high drive strength) ($V_{DD} = 3$ V)




Figure 6. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 5$ V)




Figure 7. Typical I_{OL} Vs. V_{OL} (standard drive strength) ($V_{DD} = 3$ V)




Figure 8. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 5$ V)




Figure 9. Typical I_{OL} Vs. V_{OL} (high drive strength) ($V_{DD} = 3$ V)

6.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes. The data in the following table was based on the operating temperature range unless otherwise stated.

Table 5. Supply current characteristics

Num	C	Parameter	Symbol	Bus Freq	V_{DD} (V)	Typical ¹	Max	Unit
1	C	Run supply current FEI mode, all modules on; run from flash	$R_{I_{DD}}$	20 MHz	5	7.60	—	mA
	C			10 MHz		4.65	—	
	C			1 MHz		1.90	—	
	C			20 MHz	3	7.05	—	
	C			10 MHz		4.40	—	
	C			1 MHz		1.85	—	
2	C	Run supply current FEI mode, all modules off & gated; run from flash	$R_{I_{DD}}$	20 MHz	5	5.88	—	mA
	C			10 MHz		3.70	—	
	C			1 MHz		1.85	—	
	C			20 MHz	3	5.35	—	
	C			10 MHz		3.42	—	
	C			1 MHz		1.80	—	
3	P	Run supply current FBE mode, all modules on; run from RAM	$R_{I_{DD}}$	20 MHz	5	10.9	15.0	mA
	C			10 MHz		6.10	—	
	C			1 MHz		1.69	—	

Table continues on the next page...

Table 5. Supply current characteristics (continued)

Num	C	Parameter	Symbol	Bus Freq	V _{DD} (V)	Typical ¹	Max	Unit
	P			20 MHz	3	8.18	—	
	C			10 MHz		5.14	—	
				1 MHz		1.44	—	
4	P	Run supply current FBE mode, all modules off & gated; run from RAM	R _I DD	20 MHz	5	8.50	14.0	mA
	C			10 MHz		5.07	—	
				1 MHz		1.59	—	
	P			20 MHz	3	6.11	—	
	C			10 MHz		4.10	—	
				1 MHz		1.34	—	
5	P	Wait mode current FEI mode, all modules on	W _I DD	20 MHz	5	5.95	—	mA
	C			10 MHz		3.50	—	
				1 MHz		1.24	—	
	C			20 MHz	3	5.45	—	
				10 MHz		3.25	—	
				1 MHz		1.20	—	
6	C	Stop3 mode supply current no clocks active (except 1kHz LPO clock) ^{2,3}	S _I DD	—	5	1.35	—	μA
	C			—	3	1.3	—	
7	C	ADC adder to stop3	—	—	5	40	—	μA
	C	ADLPC = 1 ADLSMP = 1 ADCO = 1 MODE = 10B ADICLK = 11B	—	—	3	39	—	
8	C	LVD adder to stop3 ⁴	—	—	5	128	—	μA
	C				3	124	—	

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. RTC adder cause <1 μA I_{DD} increase typically, RTC clock source is 1kHz LPO clock.

3. ACMP adder cause <10 μA I_{DD} increase typically.

4. LVD is periodically woken up from stop3 by 5% duty cycle. The period is equal to or less than 2 ms.

6.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult NXP applications notes such as [AN2321](#), [AN1050](#), [AN1263](#), [AN2764](#), and [AN1259](#) for advice and guidance specifically targeted at optimizing EMC performance.

6.1.3.1 EMC radiated emissions operating behaviors

Table 6. EMC radiated emissions operating behaviors for 44-pin LQFP package

Symbol	Description	Frequency band (MHz)	Typ.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	8	dBμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	8	dBμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	8	dBμV	
V _{RE4}	Radiated emissions voltage, band 4	500–1000	5	dBμV	
V _{RE_IEC}	IEC level	0.15–1000	N	—	2, 3

1. Determined according to IEC Standard 61967-1, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions* and IEC Standard 61967-2, *Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2. V_{DD} = 5.0 V, T_A = 25 °C, f_{OSC} = 10 MHz (crystal), f_{SYS} = 20 MHz, f_{BUS} = 20 MHz
3. Specified according to Annex D of IEC Standard 61967-2, *Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method*

6.2 Switching specifications

6.2.1 Control timing

Table 7. Control timing



Num	C	Rating		Symbol	Min	Typical ¹	Max	Unit
1	P	Bus frequency (t _{cyc} = 1/f _{Bus})		f _{Bus}	DC	—	20	MHz
2	C	Internal low power oscillator frequency		f _{LPO}	—	1.0	—	KHz
3	D	External reset pulse width ²		t _{extrst}	1.5 × t _{cyc}	—	—	ns
4	D	Reset low drive		t _{rstdrv}	34 × t _{cyc}	—	—	ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes		t _{MSSU}	500	—	—	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³		t _{MSH}	100	—	—	ns
7	D	IRQ pulse width	Asynchronous path ²	t _{LIH}	100	—	—	ns
	D		Synchronous path ⁴	t _{HIL}	1.5 × t _{cyc}	—	—	ns
8	D	Keyboard interrupt pulse width	Asynchronous path ²	t _{LIH}	100	—	—	ns
	D		Synchronous path	t _{HIL}	1.5 × t _{cyc}	—	—	ns

Table continues on the next page...

Table 7. Control timing (continued)

Num	C	Rating	Symbol	Min	Typical ¹	Max	Unit
9	C	Port rise and fall time - standard drive strength (load = 50 pF) ⁵	t_{Rise}	—	10.2	—	ns
	C		t_{Fall}	—	9.5	—	ns
	C	Port rise and fall time - high drive strength (load = 50 pF) ⁵	t_{Rise}	—	5.4	—	ns
	C		t_{Fall}	—	4.6	—	ns

1. Typical values are based on characterization data at $V_{\text{DD}} = 5.0 \text{ V}$, 25°C unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
3. To enter BDM mode following a POR, BKGD/MS must be held low during the powerup and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD} .
4. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
5. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels, across operating temperature range.

**Figure 10. Reset timing****Figure 11. IRQ/KBIPx timing**

6.2.2 Debug trace timing specifications

Table 8. Debug trace operating behaviors

Symbol	Description	Min.	Max.	Unit
t_{cyc}	Clock period	Frequency dependent		MHz
t_{wl}	Low pulse width	2	—	ns
t_{wh}	High pulse width	2	—	ns
t_{r}	Clock and data rise time	—	3	ns
t_{f}	Clock and data fall time	—	3	ns
t_{s}	Data setup	3	—	ns
t_{h}	Data hold	2	—	ns




Figure 12. TRACE_CLKOUT specifications




Figure 13. Trace data specifications

6.2.3 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 9. FTM input timing

No.	C	Function	Symbol	Min	Max	Unit
1	D	External clock frequency	f_{TCLK}	0	$f_{Bus}/4$	Hz
2	D	External clock period	t_{TCLK}	4	—	t_{cyc}
3	D	External clock high time	t_{clkh}	1.5	—	t_{cyc}
4	D	External clock low time	t_{clkl}	1.5	—	t_{cyc}
5	D	Input capture pulse width	t_{ICPW}	1.5	—	t_{cyc}




Figure 14. Timer external clock




Figure 15. Timer input capture pulse

6.3 Thermal specifications

6.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 10. Thermal characteristics

Rating	Symbol	Value	Unit
Operating temperature range (packaged)	T_A ¹	T_L to T_H -40 to 125 for M part -40 to 105 for V part	°C
Junction temperature range	T_J	-40 to 135 for M part -40 to 125 for V part	°C
Thermal resistance single-layer board			
44-pin LQFP	$R_{\theta JA}$	76	°C/W
32-pin LQFP	$R_{\theta JA}$	88	°C/W
20-pin SOIC	$R_{\theta JA}$	82	°C/W
20-pin TSSOP	$R_{\theta JA}$	116	°C/W
16-pin TSSOP	$R_{\theta JA}$	130	°C/W
Thermal resistance four-layer board			
44-pin LQFP	$R_{\theta JA}$	54	°C/W
32-pin LQFP	$R_{\theta JA}$	59	°C/W
20-pin SOIC	$R_{\theta JA}$	54	°C/W
20-pin TSSOP	$R_{\theta JA}$	76	°C/W
16-pin TSSOP	$R_{\theta JA}$	87	°C/W

1. Maximum T_A can be exceeded only if the user ensures that T_J does not exceed the maximum. The simplest method to determine T_J is: $T_J = T_A + R_{\theta JA} \times \text{chip power dissipation}$.

7 Peripheral operating requirements and behaviors

7.1 External oscillator (XOSC) and ICS characteristics

Table 11. XOSC and ICS specifications (temperature range = -40 to 105 °C for V part and -40 to 125 °C for M part ambient)


Num	C	Characteristic		Symbol	Min	Typical ¹	Max	Unit
1	C	Oscillator crystal or resonator	Low range (RANGE = 0)	f_{lo}	31.25	32.768	39.0625	kHz
	C		High range (RANGE = 1) FEE or FBE mode ²	f_{hi}	4	—	20	MHz
	C		High range (RANGE = 1), high gain (HGO = 1), FBELP mode	f_{hi}	4	—	20	MHz
	C		High range (RANGE = 1), low power (HGO = 0), FBELP mode	f_{hi}	4	—	20	MHz
2	D	Load capacitors		C1, C2	See Note ³			
3	D	Feedback resistor	Low Frequency, Low-Power Mode ⁴	R_F	—	—	—	MΩ
			Low Frequency, High-Gain Mode		—	10	—	MΩ
			High Frequency, Low-Power Mode		—	1	—	MΩ
			High Frequency, High-Gain Mode		—	1	—	MΩ
4	D	Series resistor - Low Frequency	Low-Power Mode ⁴	R_S	—	—	—	kΩ
			High-Gain Mode		—	200	—	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ⁴	R_S	—	—	—	kΩ
	D	Series resistor - High Frequency, High-Gain Mode	4 MHz		—	0	—	kΩ
	D		8 MHz		—	0	—	kΩ
	D		16 MHz		—	0	—	kΩ
6	C	Crystal start-up time Low range = 32.768 kHz crystal; High range = 20 MHz crystal ^{5, 6}	Low range, low power	t_{CSTL}	—	1000	—	ms
	C		Low range, high power	t_{CSTH}	—	800	—	ms
	C		High range, low power		—	3	—	ms
	C		High range, high power		—	1.5	—	ms
7	T	Internal reference start-up time		t_{IRST}	—	20	50	μs

Table continues on the next page...

Table 11. XOSC and ICS specifications (temperature range = -40 to 105 °C for V part and -40 to 125 °C for M part ambient) (continued)

Num	C	Characteristic		Symbol	Min	Typical ¹	Max	Unit
8	D	Square wave input clock frequency	FEE or FBE mode ²	f_{extal}	0.03125	—	5	MHz
	D		FBELP mode		0	—	20	MHz
9	P	Average internal reference frequency - trimmed		$f_{\text{int_t}}$	—	31.25	—	kHz
10	P	DCO output frequency range - trimmed		$f_{\text{dco_t}}$	16	—	20	MHz
11	P	Total deviation of DCO output from trimmed frequency ⁵	Over full voltage and temperature range	$\Delta f_{\text{dco_t}}$	—	—	± 2.0	% f_{dco}
	C		Over fixed voltage and temperature range of 0 to 70 °C				± 1.0	
12	C	FLL acquisition time ^{5, 7}		t_{Acquire}	—	—	2	ms
13	C	Long term jitter of DCO output clock (averaged over 2 ms interval) ⁸		C_{Jitter}	—	0.02	0.2	% f_{dco}

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. When ICS is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.
3. See crystal or resonator manufacturer's recommendation.
4. Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
5. This parameter is characterized and not tested on each device.
6. Proper PC board layout procedures must be followed to achieve specifications.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.

**Figure 16. Typical crystal or resonator circuit**

7.2 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 12. Flash clock characteristics

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase across the operating temperature range	$V_{\text{prog/erase}}$	2.7	—	5.5	V
D	Supply voltage for read operation	V_{Read}	2.7	—	5.5	V
D	NVM Bus frequency	f_{NVMBUS}	1	—	20	MHz
D	NVM operating frequency	f_{NVMOP}	0.8	1.0	1.05	MHz
C	FLASH Program/erase endurance T_L to T_H in the operating temperature range	n_{FLPE}	10 k	100 k	—	Cycles
C	EEPROM Program/erase endurance T_L to T_H in the operating temperature range	n_{FLPE}	50 k	500 k	—	Cycles
C	Data retention at an average junction temperature of $T_{\text{Javg}} = 85^\circ\text{C}$ after up to 10,000 program/erase cycles	$t_{\text{D_ret}}$	15	100	—	years

All timing parameters are a function of the bus clock frequency, f_{NVMBUS} . All program and erase times are also a function of the NVM operating frequency, f_{NVMOP} .

Each command timing is given by:

$$t_{\text{command}} = f_{\text{NVMOP}} \text{ cycle} \times 1/f_{\text{NVMOP}} + f_{\text{NVMBUS}} \text{ cycle} \times 1/f_{\text{NVMBUS}}$$

Table 13. Flash timing characteristics

C	Characteristic	Symbol	f_{NVMOP} cycle	f_{NVMBUS} cycle
D	Erase Verify All Blocks	t_{VFYALL}	—	5050
D	Erase Verify Flash Block	t_{RD1BLK}	—	4631
D	Erase Verify EEPROM Block	t_{RD1BLK}	—	810
D	Erase Verify Flash Section	t_{RD1SEC}	—	494
D	Erase Verify EEPROM Section	t_{DRD1SEC}	—	555
D	Read Once	t_{RDONCE}	—	450
D	Program Flash (2 word)	t_{PGM2}	68	1407
D	Program Flash (4 word)	t_{PGM4}	122	2138
D	Program Once	t_{PGMONCE}	122	2090
D	Program EEPROM (1 Byte)	t_{DPGM1}	47	1371
D	Program EEPROM (2 Byte)	t_{DPGM2}	94	2120
D	Program EEPROM (3 Byte)	t_{DPGM3}	141	2869
D	Program EEPROM (4 Byte)	t_{DPGM4}	188	3618
D	Erase All Blocks	t_{ERSALL}	100066	5455

Table continues on the next page...

Table 13. Flash timing characteristics (continued)

C	Characteristic	Symbol	f _{NVMOP} cycle	f _{NVMBUS} cycle
D	Erase Flash Block	t _{ERSBLK}	100060	4954
D	Erase Flash Sector	t _{ERSPG}	20015	878
D	Erase EEPROM Sector	t _{DERSPG}	5015	756
D	Unsecure Flash	t _{UNSECU}	100066	5442
D	Verify Backdoor Access Key	t _{VFYKEY}	—	464
D	Set User Margin Level	t _{MLOADU}	—	413

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section.

7.3 Analog

7.3.1 ADC characteristics

Table 14. 5 V 12-bit ADC operating conditions

Characteristic	Conditions	Symb	Min	Typ ¹	Max	Unit	Comment
Supply voltage	Absolute	V _{DDA}	2.7	—	5.5	V	—
	Delta to V _{DD} (V _{DD} -V _{DDAD})	ΔV _{DDA}	-100	0	+100	mV	
Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSA}) ²	ΔV _{SSA}	-100	0	+100	mV	
Input voltage		V _{ADIN}	V _{REFL}	—	V _{REFH}	V	
Input capacitance		C _{ADIN}	—	4.5	5.5	pF	
Input resistance		R _{ADIN}	—	3	5	kΩ	—
Analog source resistance	12-bit mode	R _{AS}	—	—	2	kΩ	External to MCU
	• f _{ADCK} > 4 MHz		—	—	5		
	• f _{ADCK} < 4 MHz		—	—	5		
	10-bit mode		—	—	5		
	• f _{ADCK} > 4 MHz		—	—	10		
	• f _{ADCK} < 4 MHz		—	—	10		
	8-bit mode		—	—	10		
ADC conversion clock frequency	High speed (ADLPC=0)	f _{ADCK}	0.4	—	8.0	MHz	—
	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume $V_{DDA} = 5.0\text{ V}$, $\text{Temp} = 25^\circ\text{C}$, $f_{\text{ADCK}} = 1.0\text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference.




Figure 17. ADC input impedance equivalency diagram

 Table 15. 12-bit ADC Characteristics ($V_{\text{REFH}} = V_{\text{DDA}}$, $V_{\text{REFL}} = V_{\text{SSA}}$)

Characteristic	Conditions	C	Symb	Min	Typ ¹	Max	Unit
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		T	I_{DDA}	—	133	—	μA
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		T	I_{DDA}	—	218	—	μA
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		T	I_{DDA}	—	327	—	μA
Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		T	I_{DDAD}	—	582	990	μA

Table continues on the next page...

Table 15. 12-bit ADC Characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$) (continued)

Characteristic	Conditions	C	Symb	Min	Typ ¹	Max	Unit
Supply current	Stop, reset, module off	T	I_{DDA}	—	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	P	f_{ADACK}	2	3.3	5	MHz
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	T	t_{ADC}	—	20	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	40	—	
Sample time	Short sample (ADLSMP = 0)	T	t_{ADS}	—	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	23.5	—	
Total unadjusted Error ²	12-bit mode	T	E_{TUE}	—	± 5.0	—	LSB ³
	10-bit mode	P		—	± 1.5	± 2.0	
	8-bit mode	P		—	± 0.7	± 1.0	
Differential Non-Linearity	12-bit mode	T	DNL	—	± 1.0	—	LSB ³
	10-bit mode ⁴	P		—	± 0.25	± 0.5	
	8-bit mode ⁴	P		—	± 0.15	± 0.25	
Integral Non-Linearity	12-bit mode	T	INL	—	± 1.0	—	LSB ³
	10-bit mode	T		—	± 0.3	± 0.5	
	8-bit mode	T		—	± 0.15	± 0.25	
Zero-scale error ⁵	12-bit mode	C	E_{ZS}	—	± 2.0	—	LSB ³
	10-bit mode	P		—	± 0.25	± 1.0	
	8-bit mode	P		—	± 0.65	± 1.0	
Full-scale error ⁶	12-bit mode	T	E_{FS}	—	± 2.5	—	LSB ³
	10-bit mode	T		—	± 0.5	± 1.0	
	8-bit mode	T		—	± 0.5	± 1.0	
Quantization error	≤ 12 bit modes	D	E_Q	—	—	± 0.5	LSB ³
Input leakage error ⁷	all modes	D	E_{IL}	$I_{in} * R_{AS}$			mV
Temp sensor slope	-40°C– 25°C	D	m	—	3.266	—	mV/°C
	25°C– 125°C			—	3.638	—	
Temp sensor voltage	25°C	D	V_{TEMP25}	—	1.396	—	V

1. Typical values assume $V_{DDA} = 5.0$ V, Temp = 25°C, $f_{ADCK} = 1.0$ MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization.

3. $1 \text{ LSB} = (V_{REFH} - V_{REFL})/2^N$

4. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes

5. $V_{ADIN} = V_{SSA}$

6. $V_{ADIN} = V_{DDA}$

7. I_{in} = leakage current (refer to DC characteristics)

7.3.2 Analog comparator (ACMP) electricals

Table 16. Comparator electrical specifications

C	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DDA}	2.7	—	5.5	V
T	Supply current (Operation mode)	I_{DDA}	—	10	20	μ A
D	Analog input voltage	V_{AIN}	$V_{SS} - 0.3$	—	V_{DDA}	V
P	Analog input offset voltage	V_{AIO}	—	—	40	mV
C	Analog comparator hysteresis (HYST=0)	V_H	—	15	20	mV
C	Analog comparator hysteresis (HYST=1)	V_H	—	20	30	mV
T	Supply current (Off mode)	I_{DDAOFF}	—	60	—	nA
C	Propagation Delay	t_D	—	0.4	1	μ s

7.4 Communication interfaces

7.4.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. Refer to the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted, and 100 pF load on all SPI pins. All timing assumes high drive strength is enabled for SPI output pins.


Table 17. SPI master mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f_{op}	Frequency of operation	$f_{Bus}/2048$	$f_{Bus}/2$	Hz	f_{Bus} is the bus clock
2	t_{SPSCK}	SPSCK period	$2 \times t_{Bus}$	$2048 \times t_{Bus}$	ns	$t_{Bus} = 1/f_{Bus}$
3	t_{Lead}	Enable lead time	1/2	—	t_{SPSCK}	—
4	t_{Lag}	Enable lag time	1/2	—	t_{SPSCK}	—
5	t_{WSPSCK}	Clock (SPSCK) high or low time	$t_{Bus} - 30$	$1024 \times t_{Bus}$	ns	—
6	t_{SU}	Data setup time (inputs)	15	—	ns	—
7	t_{HI}	Data hold time (inputs)	0	—	ns	—
8	t_V	Data valid (after SPSCK edge)	—	25	ns	—

Table continues on the next page...

Table 17. SPI master mode timing (continued)


Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
9	t_{HO}	Data hold time (outputs)	0	—	ns	—
10	t_{RI}	Rise time input	—	$t_{Bus} - 25$	ns	—
	t_{FI}	Fall time input				
11	t_{RO}	Rise time output	—	25	ns	—
	t_{FO}	Fall time output				



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=0)



1. If configured as output

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 19. SPI master mode timing (CPHA=1)

Table 18. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f_{op}	Frequency of operation	0	$f_{Bus}/4$	Hz	f_{Bus} is the bus clock as defined in .
2	t_{SPSCCK}	SPSCCK period	$4 \times t_{Bus}$	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t_{Lead}	Enable lead time	1	—	t_{Bus}	—
4	t_{Lag}	Enable lag time	1	—	t_{Bus}	—
5	$t_{WSPSCCK}$	Clock (SPSCCK) high or low time	$t_{Bus} - 30$	—	ns	—
6	t_{SU}	Data setup time (inputs)	15	—	ns	—
7	t_{HI}	Data hold time (inputs)	25	—	ns	—
8	t_a	Slave access time	—	t_{Bus}	ns	Time to data active from high-impedance state
9	t_{dis}	Slave MISO disable time	—	t_{Bus}	ns	Hold time to high-impedance state
10	t_v	Data valid (after SPSCCK edge)	—	25	ns	—
11	t_{HO}	Data hold time (outputs)	0	—	ns	—
12	t_{RI}	Rise time input	—	$t_{Bus} - 25$	ns	—
	t_{FI}	Fall time input	—			
13	t_{RO}	Rise time output	—	25	ns	—
	t_{FO}	Fall time output	—			




Figure 20. SPI slave mode timing (CPHA = 0)




Figure 21. SPI slave mode timing (CPHA=1)

8 Dimensions

8.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
16-pin TSSOP	98ASH70247A
20-pin SOIC	98ASB42343B
20-pin TSSOP	98ASH70169A
32-pin LQFP	98ASH70029A
44-pin LQFP	98ASS23225W

9 Pinout

9.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 19. Pin availability by package pin-count

Pin Number				Lowest Priority <-- --> Highest				
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
1	1	—	—	PTD1 ¹	—	FTM2CH3	—	—
2	2	—	—	PTD0 ¹	—	FTM2CH2	—	—
3	—	—	—	PTE4	—	TCLK2	—	—
4	—	—	—	PTE3	—	BUSOUT	—	—
5	3	3	3	—	—	—	—	V _{DD}
6	4	—	—	—	—	—	V _{DDA}	V _{REFH}
7	5	—	—	—	—	—	V _{SSA}	V _{REFL}
8	6	4	4	—	—	—	—	V _{SS}
9	7	5	5	PTB7	—	—	SCL	EXTAL
10	8	6	6	PTB6	—	—	SDA	XTAL
11	—	—	—	—	—	—	—	V _{ss}
12	9	7	7	PTB5 ¹	—	FTM2CH5	$\overline{SS0}$	—
13	10	8	8	PTB4 ¹	—	FTM2CH4	MISO0	—
14	11	9	—	PTC3	—	FTM2CH3	ADP11	—
15	12	10	—	PTC2	—	FTM2CH2	ADP10	—
16	—	—	—	PTD7	—	—	—	—
17	—	—	—	PTD6	—	—	—	—

Table continues on the next page...

Table 19. Pin availability by package pin-count (continued)

Pin Number				Lowest Priority <-- --> Highest				
44-LQFP	32-LQFP	20-TSSOP	16-TSSOP	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
18	—	—	—	PTD5	—	—	—	—
19	13	11	—	PTC1	—	FTM2CH1	ADP9	—
20	14	12	—	PTC0	—	FTM2CH0	ADP8	—
21	15	13	9	PTB3	KBI0P7	MOSI0	ADP7	—
22	16	14	10	PTB2	KBI0P6	SPSCK0	ADP6	—
23	17	15	11	PTB1	KBI0P5	TXD0	ADP5	—
24	18	16	12	PTB0	KBI0P4	RXD0	ADP4	—
25	19	—	—	PTA7	—	FTM2FAULT2	ADP3	—
26	20	—	—	PTA6	—	FTM2FAULT1	ADP2	—
27	—	—	—	—	—	—	—	V _{SS}
28	—	—	—	—	—	—	—	V _{DD}
29	—	—	—	PTD4	—	—	—	—
30	21	—	—	PTD3	—	—	—	—
31	22	—	—	PTD2	—	—	—	—
32	23	17	13	PTA3 ²	KBI0P3	TXD0	SCL	—
33	24	18	14	PTA2 ²	KBI0P2	RXD0	SDA	—
34	25	19	15	PTA1	KBI0P1	FTM0CH1	ACMP1	ADP1
35	26	20	16	PTA0	KBI0P0	FTM0CH0	ACMP0	ADP0
36	27	—	—	PTC7	—	TxD1	—	—
37	28	—	—	PTC6	—	RxD1	—	—
38	—	—	—	PTE2	—	MISO0	—	—
39	—	—	—	PTE1	—	MOSI0	—	—
40	—	—	—	PTE0	—	SPSCK0	—	—
41	29	—	—	PTC5	—	FTM0CH1	—	—
42	30	—	—	PTC4	—	FTM0CH0	—	—
43	31	1	1	PTA5	IRQ	TCLK0	—	RESET
44	32	2	2	PTA4	—	ACMPO	BKGD	MS


1. This is a high current drive pin when operated as output.
2. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. The table above illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function

already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.


9.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins

Figure 22. MC9S08PA16 44-pin LQFP package




Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

Figure 23. MC9S08PA16 32-pin LQFP package




Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

Figure 24. MC9S08PA16 20-pin SOIC and TSSOP package



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins

2. True open drain pins

Figure 25. MC9S08PA16 16-pin TSSOP package

10 Revision history

The following table provides a revision history for this document.

Table 20. Revision history

Rev. No.	Date	Substantial Changes
1	10/2012	Initial public release
2	09/2014	- Updated V_{OH} and V_{OL} in DC characteristics - Updated footnote on the S3I_{DD} in Supply current characteristics - Added EMC radiated emissions operating behaviors - Updated the typical of f_{int_t} to 31.25 kHz and updated footnote to t_{Acquire} in External oscillator (XOSC) and ICS characteristics - Updated the assumption for all the timing values in SPI switching specifications - Updated the rating descriptions for t_{Rise} and t_{Fall} in Control timing - Updated the part number format to add new field for new part numbers in Fields
3	06/2015	- Corrected the Min. of the t_{extrst} in Control timing - Updated Thermal characteristics to add footnote to the T_A and removed redundant information. Updated the symbol of θ_{JA} to R_{θJA}.
4	03/2020	- Added MCU block diagram. - Added new parts of MC9S08PA16AMTJ, MC9S08PA16AMTG and MC9S08PA8AMTG and updated related information in the whole book. - Added new section of Orderable part numbers - Updated T_j in the Thermal characteristics. - Updated flash characteristics in the NVM specifications - Updated S3I_{DD} values in the Supply current characteristics

How to Reach Us:**Home Page:**nxp.com**Web Support:**nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altivec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamiQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2011-2020 NXP B.V.

