

- Logic –Level Gate Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- Isolated Package
- High Voltage Isolation = 2.5KVRMS (5)
- Sink to Lead Creepage Dist. = 4.8mm
- Fully Avalanche Rated
- Lead-Free

### Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low onresistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 Full Pak eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heat sink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heat sink using a single clip or by a single screw fixing.

	HEXFET <sup>®</sup> Power MOSFET					
	V <sub>DSS</sub>	100V				
	R <sub>DS(on)</sub>	0.026Ω				
	Ι <sub>D</sub>	31A				



G	D	S
Gate	Drain	Source

Base Part Number	Baakaga Tupa	Standar	d Pack	Orderable Part Number
Base Fait Nulliber	Раскауе туре	Package Type Form		Orderable Part Nulliber
IRLI2910PbF	TO-220 Full-Pak	Tube	50	IRLI2910PbF

Absolute Maximum Ratings					
Symbol	Parameter	Max.	Units		
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	31			
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	22	Α		
I <sub>DM</sub>	Pulsed Drain Current ①⑥	190			
P <sub>D</sub> @T <sub>C</sub> = 25°C	Maximum Power Dissipation	63	W		
	Linear Derating Factor	0.42	W/°C		
V <sub>GS</sub>	Gate-to-Source Voltage	± 16	V		
E <sub>AS</sub>	Single Pulse Avalanche Energy (Thermally Limited) 26	520	mJ		
I <sub>AR</sub>	Avalanche Current 06	29	A		
E <sub>AR</sub>	Repetitive Avalanche Energy ①	6.3	mJ		
dv/dt	Peak Diode Recovery dv/dt36	5.0	V/ns		
TJ	Operating Junction and	-55 to + 175			
T <sub>STG</sub>	Storage Temperature Range		°C		
	Soldering Temperature, for 10 seconds (1.6mm from case)	300			
	Mounting torque, 6-32 or M3 screw	10 lbf•in (1.1N•m)			

### Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JC}$	Junction-to-Case		2.4	°C 1.1
R <sub>0JA</sub>	Junction-to-Ambient		65	°C/W



	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	100				$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.12			Reference to $25^{\circ}$ C, I <sub>D</sub> = 1mA (6)
			0.12	0.026	<b>v</b> / <b>O</b>	$V_{GS} = 10V, I_D = 16A$
Р	Static Drain to Source On Desistance			0.020		
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance				Ω	$V_{GS} = 5.0V, I_D = 16A$
				0.040	1	$V_{GS} = 4.0V, I_D = 14A$
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0		2.0		$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 250 \mu A$
gfs	Forward Trans conductance	28				V <sub>DS</sub> = 50V, I <sub>D</sub> = 29A⑥
I <sub>DSS</sub>	Drain-to-Source Leakage Current			25	μA	$V_{DS} = 100V, V_{GS} = 0V$
.033				250	P	$V_{DS} = 80V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 16V
	Gate-to-Source Reverse Leakage			-100		V <sub>GS</sub> = -16V
Q <sub>g</sub>	Total Gate Charge			140		I <sub>D</sub> = 29A
Q <sub>gs</sub>	Gate-to-Source Charge			20	nC	V <sub>DS</sub> = 80V
Q <sub>gd</sub>	Gate-to-Drain Charge			81		$V_{GS} = 5.0V$ , See Fig. 6 and $13@@$
t <sub>d(on)</sub>	Turn-On Delay Time		11			$V_{DD} = 50V$
t <sub>r</sub>	Rise Time		100		<b>n</b> 0	I <sub>D</sub> = 29A
t <sub>d(off)</sub>	Turn-Off Delay Time		49		ns	R <sub>G</sub> = 1.4Ω,V <sub>GS</sub> = 5.0V
t <sub>f</sub>	Fall Time		55			R <sub>D</sub> = 1.7Ω, See Fig. 10④⑥
L <sub>D</sub>	Internal Drain Inductance		4.5			Between lead, 6mm (0.25in.)
L <sub>S</sub>	Internal Source Inductance		7.5			from package
C <sub>iss</sub>	Input Capacitance		3700			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		630		pF	V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		330		рг	f = 1.0MHz, See Fig. 5⑥
С	Drain to Sink Capacitance		12			<i>f</i> = 1.0MHz
Source-Drain	Ratings and Characteristics					
	Parameter	Min.	Тур.	Max.	Units	Conditions
	Continuous Source Current					MOSFET symbol
ls	(Body Diode)			31		showing the
	Pulsed Source Current	1		100		integral reverse
I <sub>SM</sub>	(Body Diode) ①⑥			190		p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage			1.3		T <sub>J</sub> = 25°C,I <sub>S</sub> = 16A,V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	<b>—</b>	240	350		T <sub>J</sub> = 25°C ,I <sub>F</sub> = 29A
	<i>J</i>	1	1		1	- /:

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

Notes:

 ${\rm \odot}~$  Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)

 $@~V_{DD}$  = 25V, starting  $~T_{J}$  = 25°C, L = 1.2mH,  $R_{G}$  = 25 $\Omega$ ,  $I_{AS}$  = 29A ~(See fig. 12)

 $\label{eq:ISD} \textcircled{3} \quad I_{SD} \leq 29A, \ di/dt \leq 490A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 175^\circ C.$ 

④ Pulse width  $\leq$  300µs; duty cycle  $\leq$  2%.

⑤ t=60s, *f*=60Hz

© Uses IRL2910 data and test conditions.






Fig. 1 Typical Output Characteristics

Fig. 2 Typical Output Characteristics





Fig. 3 Typical Transfer Characteristics

Fig. 4 Normalized On-Resistance vs. Temperature





Drain-to-Source Voltage

Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode Forward Voltage

Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Gate Charge Waveform






Fig 12c. Maximum Avalanche Energy vs. Drain Current









## Peak Diode Recovery dv/dt Test Circuit

\*  $V_{\rm GS}$  = 5V for Logic Level Devices



## TO-220 Full-Pak Package Outline (Dimensions are shown in millimeters (inches))



#### NOTES:

- 1.0 DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]. 2,0
- <u>3,</u>d LEAD DIMENSION AND FINISH UNCONTROLLED IN L1.
- 4.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTER MOST EXTREMES OF THE PLASTIC BODY.
- DIMENSION b1, b3, b5 & c1 APPLY TO BASE METAL ONLY. ∕5.Ò
- STEP OPTIONAL ON PLASTIC BODY DEFINED BY DIMENSIONS u & v. <u>/6.d</u>
- 7.0 CONTROLLING DIMENSION : INCHES.


S Y M		DIMEN	SIONS		N	
В	MILLIM	ETERS	INC	HES	O T E S	
O L	MIN.	MAX.	MIN.	MAX.	E S	
L A A1 b2 b3 b4 b5 c1 D d1 d2 d3 E e L1 n øP	4.57           2.57           2.51           0.61           0.76           1.02           1.02           1.03           0.33           8.66           15.80           13.97           12.29           9.63           2.54           13.21           3.10           6.05           3.05	4.83 2.82 2.92 0.94 0.89 1.27 1.22 1.52 1.47 0.63 0.58 9.80 16.13 14.22 12.93 10.74	.180           .181           .099           .024           .030           .040           .040           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .013           .022           .550           .484           .379           .100           .520           .122           .238           .120	.190 .111 .115 .037 .035 .050 .048 .060 .058 .025 .023 .386 .635 .560 .509 .423	5 5 5 4 4 3	LEAD ASSIGNMENTS <u>HEXFET</u> 1 GATE 2 DRAIN 3 SOURCE <u>IGBTS, CoPACK</u> 1 GATE 2 COLLECTOR 3 EMITTER
u v ø1	2.39 0.41 -	2.49 0.51 45°	.094 .016 -	.098 .020 45°	6 6	

### **TO-220 Full-Pak Part Marking Information**

EXAMPLE: THIS IS AN IRFI840G WITH ASSEMBLY LOT CODE 3432 ASSEMBLED ON WW 24, 2001 RECTIFIER IN THE ASSEMBLY LINE "K" LOGO

SECTION B-B. C-C & D-D

Note: "P" in assembly line position indicates "Lead-Free"



TO-220AB Full-Pak packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to website at http://www.irf.com/package/

VIEW A-A



Qualification Information						
Qualification Level	Industrial (per JEDEC JESD47F) <sup>†</sup>					
Moisture Sensitivity Level	TO-220 Full-Pak	N/A				
RoHS Compliant	Yes					

† Applicable version of JEDEC standard at the time of product release.

### **Revision History**

Date	Comments
04/27/2017	<ul> <li>Changed datasheet with Infineon logo - all pages.</li> <li>Corrected Package Outline on page 8.</li> <li>Added disclaimer on last page.</li> </ul>
08/22/17	Updated typo for Vgsth max value from 4.0V to 2.0V-page2

#### Trademarks of Infineon Technologies AG

µHVIC<sup>™</sup>, µIPM<sup>™</sup>, µPFC<sup>™</sup>, AU-ConvertIR<sup>™</sup>, AURIX<sup>™</sup>, C166<sup>™</sup>, CanPAK<sup>™</sup>, CIPOS<sup>™</sup>, CIPURSE<sup>™</sup>, CoolDP<sup>™</sup>, CoolGaN<sup>™</sup>, COOLIR<sup>™</sup>, CoolMOS<sup>™</sup>, CoolSET<sup>™</sup>, CoolSET<sup>™</sup>, CoolSeT<sup>™</sup>, DI-POL<sup>™</sup>, DirectFET<sup>™</sup>, DrBlade<sup>™</sup>, EasyPIM<sup>™</sup>, EconoBRIDGE<sup>™</sup>, EconoDUAL<sup>™</sup>, EconoPACK<sup>™</sup>, EconoPIM<sup>™</sup>, EiceDRIVER<sup>™</sup>, eupec<sup>™</sup>, FCOS<sup>™</sup>, GaNpowIR<sup>™</sup>, HEXFET<sup>™</sup>, HITFET<sup>™</sup>, HybridPACK<sup>™</sup>, imotION<sup>™</sup>, IRAM<sup>™</sup>, ISOFACE<sup>™</sup>, IsoPACK<sup>™</sup>, LEDrivIR<sup>™</sup>, LITIX<sup>™</sup>, MIPAQ<sup>™</sup>, ModSTACK<sup>™</sup>, my-d<sup>™</sup>, NovalithIC<sup>™</sup>, OPTIGA<sup>™</sup>, OptiMOS<sup>™</sup>, ORIGA<sup>™</sup>, PowIRaudio<sup>™</sup>, PowIRStage<sup>™</sup>, PrimePACK<sup>™</sup>, PrimeSTACK<sup>™</sup>, PROFET<sup>™</sup>, PRO-SIL<sup>™</sup>, RASIC<sup>™</sup>, REAL3<sup>™</sup>, SmartLEWIS<sup>™</sup>, SOLID FLASH<sup>™</sup>, SPOC<sup>™</sup>, StrongIRFET<sup>™</sup>, SupIRBuck<sup>™</sup>, TEMPFET<sup>™</sup>, TRENCHSTOP<sup>™</sup>, TriCore<sup>™</sup>, UHVIC<sup>™</sup>, XHP<sup>™</sup>, XMC<sup>™</sup>

Trademarks updated November 2015

#### **Other Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

	IMPORTANT NOTICE	
Edition 2016-04-19	The information given in this document shall in no	For further information on the product, technology, delivery terms and conditions and prices please
Published by	event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").	contact your nearest Infineon Technologies office
Infineon Technologies AG	characteristics ( beschanenheitsgarantie ).	(www.infineon.com).
81726 Munich, Germany	With respect to any examples, hints or any typical values stated herein and/or any information	Please note that this product is not qualified
© 2016 Infineon Technologies AG. All Rights Reserved.	regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement	according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.
Do you have a question about this	of intellectual property rights of any third party.	WARNINGS
document?		Due to technical requirements products may
Email: erratum@infineon.com	In addition, any information given in this	contain dangerous substances. For information on
	document is subject to customer's compliance with its obligations stated in this document and	the types in question please contact your nearest Infineon Technologies office.
	any applicable legal requirements, norms and	mineon recinologies once.
Document reference	standards concerning customer's products and	
ifx1	any use of the product of Infineon Technologies in <b>customer's applications.</b>	Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon
	The data contained in this document is exclusively intended for technically trained staff. It is the <b>responsibility of customer's technical</b> <b>departments</b> to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.	Technologies, <b>Infineon Technologies' products</b> <b>may</b> not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.