

# 1:4 LVPECL Fanout Buffer with Selectable Clock Input

#### **Features**


- Select one of two differential (LVPECL, LVDS, HCSL, or CML) input pairs to distribute to four LVPECL output pairs
- Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input
- 30 ps maximum output-to-output skew
- 480 ps maximum propagation delay
- 0.15 ps maximum additive RMS phase jitter at 156.25 MHz (12 kHz to 20 MHz offset)
- Up to 1.5 GHz operation
- Synchronous clock enable function
- 20-pin TSSOP
- 2.5 V or 3.3 V operating voltage [1]
- Commercial and industrial operating temperature range

#### **Functional Description**

The CY2DP1504 is an ultra-low noise, low-skew, low-propagation delay, 1:4 LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The CY2DP1504 can select between separate differential (LVPECL, LVDS, HCSL, or CML) input clock pairs using the IN\_SEL pin. The synchronous clock enable function ensures glitch-free output transitions during enable and disable periods. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz.

For a complete list of related documentation, click here.

## Logic Block Diagram



1. Input AC-coupling capacitors are required for voltage-translation applications.



#### **Contents**


Pinouts	3
Pin Definitions	3
Absolute Maximum Ratings	4
Operating Conditions	4
DC Electrical Specifications	5
Thermal Resistance	5
AC Electrical Specifications	6
Switching Waveforms	
Application Information	
Ordering Information	
Ordering Code Definitions	
Package Diagram	

Acronyms	13
Document Conventions	
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	16
PSoC®Solutions	16
Cypress Developer Community	16
Technical Support	



#### **Pinouts**

Figure 1. 20-pin TSSOP pinout



### **Pin Definitions**

Pin No.	Pin Name	Pin Type	Description
1	V <sub>SS</sub>	Power	Ground
2	CLK_EN	Input	Synchronous clock enable. LVCMOS/LVTTL. When CLK_EN = Low, Q(0:3) outputs are held Low and Q(0:3)# outputs are held High
3	IN_SEL	Input	Input clock select pin. LVCMOS/LVTTL; When IN_SEL = Low, the IN0/IN0# differential input pair is active When IN_SEL = High, the IN1/IN1# differential input pair is active
4	IN0	Input	Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = Low
5	IN0#	Input	Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock. Active when IN_SEL = Low
6	IN1	Input	Differential (LVPECL, HCSL, LVDS, or CML) input clock. Active when IN_SEL = High
7	IN1#	Input	Differential (LVPECL, HCSL, LVDS, or CML) complementary input clock. Active when IN_SEL = High
8, 9	NC		No connection
10, 13, 18	$V_{DD}$	Power	Power supply
11, 14, 16, 19	Q(0:3)#	Output	LVPECL complementary output clocks
12, 15, 17, 20	Q(0:3)	Output	LVPECL output clocks



# **Absolute Maximum Ratings**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	Non functional	-0.5	4.6	V
V <sub>IN</sub> <sup>[2]</sup>	Input voltage, relative to V <sub>SS</sub>	Non functional	-0.5	Lesser of 4.0 or V <sub>DD</sub> + 0.4	V
V <sub>OUT</sub> <sup>[2]</sup>	DC output or I/O voltage, relative to V <sub>SS</sub>	Non functional	-0.5	Lesser of 4.0 or V <sub>DD</sub> + 0.4	V
$T_S$	Storage temperature	Non functional	<b>–</b> 55	150	°C
ESD <sub>HBM</sub>	Electrostatic discharge (ESD) protection (Human body model)	JEDEC STD 22-A114-B	2000	_	V
L <sub>U</sub>	Latch up		Meets or exceeds JEDEC Spec JESD78B IC Latch up Test		
UL-94	Flammability rating	At 1/8 in	V-0		
MSL	Moisture sensitivity level		3		

# **Operating Conditions**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage	2.5-V supply	2.375	2.625	V
		3.3-V supply	3.135	3.465	V
T <sub>A</sub>	Ambient operating temperature	Commercial	0	70	°C
		Industrial	-40	85	°C
t <sub>PU</sub>	Power ramp time	Power-up time for V <sub>DD</sub> to reach minimum specified voltage (power ramp must be monotonic).	0.05	500	ms

Document Number: 001-56215 Rev. \*O

Note
2. The voltage on any I/O pin cannot exceed the power pin during power up. Power supply sequencing is not required.



# **DC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Max	Unit
I <sub>DD</sub>	Operating supply current	All LVPECL outputs floating (internal I <sub>DD</sub> )	_	61	mA
V <sub>IH1</sub>	Input high voltage, differential input clocks IN0 and IN0#, IN1 and IN1#		_	V <sub>DD</sub> + 0.3	V
V <sub>IL1</sub>	Input low voltage, differential input clocks IN0 and IN0#, IN1 and IN1#		-0.3	-	٧
V <sub>IH2</sub>	Input high voltage, CLK_EN, IN_SEL	V <sub>DD</sub> = 3.3 V	2.0	V <sub>DD</sub> + 0.3	٧
V <sub>IL2</sub>	Input low voltage, CLK_EN, IN_SEL	V <sub>DD</sub> = 3.3 V	-0.3	0.8	V
V <sub>IH3</sub>	Input high voltage, CLK_EN, IN_SEL	V <sub>DD</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
$V_{IL3}$	Input low voltage, CLK_EN, IN_SEL	V <sub>DD</sub> = 2.5 V	-0.3	0.7	٧
V <sub>ID_LDVS</sub> <sup>[3]</sup>	LVDS input differential amplitude	See Figure 2 on page 8	0.4	0.8	V
V <sub>ID_LVPECL</sub> <sup>[3]</sup>	LVPECL/CML/HSCL input differential amplitude	See Figure 2 on page 8	0.4	1.0	V
V <sub>ICM</sub>	Input common mode voltage	See Figure 2 on page 8	0.2	V <sub>DD</sub> – 0.2	V
I <sub>IH</sub>	Input high current, all inputs	Input = V <sub>DD</sub> <sup>[4]</sup>	_	150	μΑ
I <sub>IL</sub>	Input low current, all inputs	Input = V <sub>SS</sub> [4]	-150	_	μΑ
V <sub>OH</sub>	LVPECL output high voltage	Terminated with 50 $\Omega$ to $V_{DD}$ – 2.0 $^{[5]}$	V <sub>DD</sub> – 1.20	$V_{DD} - 0.70$	V
V <sub>OL</sub>	LVPECL output low voltage	Terminated with 50 $\Omega$ to $V_{DD}$ – 2.0 $^{[5]}$	V <sub>DD</sub> – 2.0	V <sub>DD</sub> – 1.63	V
R <sub>P</sub>	Internal pull-up/pull-down resistance, LVCMOS logic inputs	CLK_EN has pull-up only IN_SEL has pull-down only	60	165	kΩ
C <sub>IN</sub>	Input capacitance	Measured at 10 MHz; per pin	_	3	pF

### **Thermal Resistance**

Parameter [6]	Description	Test Conditions	20-pin TSSOP	Unit
- 3/4	(junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in		°C/W
- 30	Thermal resistance (junction to case)	accordance with EIA/JESD51.	16	°C/W

- V<sub>ID</sub> minimum of 400 mV is required to meet all output AC Electrical Specifications. The device is functional with V<sub>ID</sub> minimum of greater than 200 mV.
   Positive current flows into the input pin, negative current flows out of the input pin.
   Refer to Figure 3 on page 8.
   These parameters are guaranteed by design and are not tested.

Document Number: 001-56215 Rev. \*O



# **AC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
F <sub>IN</sub>	Input frequency	Differential Input	DC	_	1.5	GHz
		Single-ended CMOS Input [7]	DC		250	MHz
F <sub>OUT</sub>	Output frequency	F <sub>OUT</sub> = F <sub>IN</sub> , Differential Input	DC	-	1.5	GHz
		F <sub>OUT</sub> = F <sub>IN</sub> , Single-ended CMOS Input <sup>[7]</sup>	DC	_	250	MHz
$V_{PP}$	LVPECL differential output	Fout = DC to 150 MHz	600	_	-	mV
	voltage peak to peak, single-ended. Terminated with 50 $\Omega$ to V <sub>DD</sub> $-$ 2.0 <sup>[8]</sup>	Fout = >150 MHz to 1.5 GHz	400	_	_	mV
t <sub>PD</sub> <sup>[9]</sup>	Propagation delay differential input pair to differential output pair	Input rise/fall time < 1.5 ns (20% to 80%)	-	_	480	ps
t <sub>ODC</sub> <sup>[10]</sup>	Output duty cycle	50% duty cycle at input, Frequency range up to 1 GHz, Differential input	48	_	52	%
		50% duty cycle at input, Frequency range up to 250 MHz, Single-ended CMOS input <sup>[7]</sup>	45	_	55	%
t <sub>SK1</sub> <sup>[11]</sup>	Output-to-output skew	Any output to any output, with same load conditions at DUT	-	_	30	ps
t <sub>SK1 D</sub> [11]	Device-to-device output skew	Any output to any output between two or more devices. Devices must have the same input and have the same output load.	-	_	150	ps
PN <sub>ADD</sub>	Additive RMS phase noise, 156.25-MHz input,	Offset = 1 kHz	_	_	-120	dBc/ Hz
,	Rise/fall time < 150 ps (20% to 80%), V <sub>ID</sub> > 400 mV or Input Swing = 3.0 V <sup>[7]</sup>	Offset = 10 kHz	-	_	-130	dBc/ Hz
		Offset = 100 kHz	_	_	-135	dBc/ Hz
		Offset = 1 MHz	_	_	-145	dBc/ Hz
		Offset = 10 MHz	_	_	-153	dBc/ Hz
		Offset = 20 MHz	_	_	-155	dBc/ Hz

<sup>7.</sup> Refer to Application Information on page 10.
8. Refer to Figure 3 on page 8.
9. Refer to Figure 4 on page 8.
10. Refer to Figure 5 on page 8.
11. Refer to Figure 6 on page 9.



# **AC Electrical Specifications** (continued)

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

Parameter	Description	Condition	Min	Тур	Max	Unit
t <sub>JIT</sub> <sup>[12]</sup>	Additive RMS phase jitter (random)	156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < 150 ps (20% to 80%), V <sub>ID</sub> > 400 mV	1	-	0.15	ps
		156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = 3.0 V [13]	-	-	0.15	ps
t <sub>R</sub> , t <sub>F</sub> <sup>[14]</sup>	Output rise/fall time	50% duty cycle at input, 20% to 80% of full swing (V <sub>OL</sub> to V <sub>OH</sub> ) Input rise/fall time < 1.5 ns (20% to 80%)	-	-	300	ps
t <sub>SOD</sub>	Time from clock edge to outputs disabled	Synchronous clock enable (CLK_EN) switched Low	-	-	700	ps
t <sub>SOE</sub>	Time from clock edge to outputs enabled	Synchronous clock enable (CLK_EN) switched High	_	_	700	ps

Notes
12. Refer to Figure 7 on page 9.
13. Refer to Application Information on page 10.
14. Refer to Figure 8 on page 9.



# **Switching Waveforms**

Figure 2. Input Differential and Common Mode Voltages




Figure 3. Output Differential Voltage



Figure 4. Input to Any Output Pair Propagation Delay





Figure 5. Output Duty Cycle





# Switching Waveforms (continued)

Figure 6. Output-to-Output and Device-to-Device Skew




Figure 7. RMS Phase Jitter




Figure 8. Output Rise/Fall Time





Figure 9. Synchronous Clock Enable Timing





### **Application Information**

CY2DP1504 can be used with a single-ended CMOS input by biasing the Complementary Input Clock (INx#). "True" input pins (INx) of differential input pair can be fed with a single-ended CMOS input signal. The "complementary" input pin (INx#) of the same differential input pair can be biased with Vref.

Figure 10 shows the schematic which can be used to give single-ended CMOS input to the CY2DP1504.

The reference voltage Vref = VDD/2 is generated by the bias resistors R1, R2 and capacitor C0. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the Vref in the center of the input voltage swing. For example, if the input clock swing is 2.5 V and VDD = 3.3 V, Vref should be 1.25 V and R2/R1 = 0.609.





Figure 10. Application Example



# **Ordering Information**

Part Number	Туре	Production Flow
Pb-free		
CY2DP1504ZXC	20-pin TSSOP	Commercial, 0 °C to 70 °C
CY2DP1504ZXCT	20-pin TSSOP – Tape and Reel	Commercial, 0 °C to 70 °C
CY2DP1504ZXI	20-pin TSSOP	Industrial, –40 °C to 85 °C
CY2DP1504ZXIT	20-pin TSSOP – Tape and Reel	Industrial, –40 °C to 85 °C

#### **Ordering Code Definitions**






# **Package Diagram**

#### Figure 11. 20-pin TSSOP 4.40 mm Body Z20.173/ZZ20.173 Package Outline, 51-85118


20 Lead TSSOP 4.40 MM BODY




DIMENSIONS IN MMCINCHES) MIN. MAX.

REFERENCE JEDEC MO-153

PART #			
Z20.173	STANDARD PKG.		
ZZ20.173	LEAD FREE PKG.		





51-85118 \*E



# **Acronyms**

Acronym	Description
ESD	electrostatic discharge
HBM	human body model
HCSL	high-speed current steering logic
JEDEC	joint electron devices engineering council
LVCMOS	low-voltage complementary metal oxide semiconductor
LVPECL	low-voltage positive emitter-coupled logic
LVTTL	low-voltage transistor-transistor logic
RMS	root mean square
TSSOP	thin shrunk small outline package

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure				
°C	degree Celsius				
dBc	decibels relative to the carrier				
GHz	gigahertz				
Hz	hertz				
kΩ	kilohm				
μA	microampere				
μF	microfarad				
μs	microsecond				
mA	milliampere				
ms	millisecond				
mV	millivolt				
MHz	megahertz				
ns	nanosecond				
Ω	ohm				
pF	picofarad				
ps	picosecond				
V	volt				
W	watt				



# **Document History Page**

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	2782801	_		New data sheet
** *A	2782891 2838916	CXQ	10/09/09 01/05/2010	New data sheet.  Changed status from "ADVANCE" to "PRELIMINARY".  Changed from 0.34 ps to 0.25 ps maximum additive jitter in "Features" on page 1 and in $t_{JIT}$ in the AC Electrical Specs table on page 5.  Added $t_{PU}$ spec to the Operating Conditions table on page 3.  Changed max $I_{DD}$ spec in the DC Electrical Specs table on page 4 from 60 m/t to 61 mA.  Change $V_{OH}$ in the DC Electrical Specs table on page 4: minimum from $V_{DD}$ 1.15V to $V_{DD}$ - 1.20V; maximum from $V_{DD}$ - 0.75V to $V_{DD}$ - 0.70V.  Removed $V_{OD}$ spec from the DC Electrical Specs table on page 4.  Added $R_P$ spec in the DC Electrical Specs table on page 4. Min = 60 k $\Omega$ , Ma. = 140 k $\Omega$ .  Added a measurement definition for $C_{IN}$ in the DC Electrical Specs table on page 4.  Added $V_{PP}$ spec to the AC Electrical Specs table on page 5. $V_{PP}$ min = 600 mV for DC - 150 MHz and min = 400 mV for 150 MHz to 1.5 GHz.  Changed letter case and some names of all the timing parameters in the AC Electrical Specs table on page 5.  Lowered all additive phase noise mask specs by 3 dB in the AC Electrical Specs table on page 5.  Added condition to $t_R$ and $t_F$ specs in the AC Electrical specs table on page 5 that input rise/fall time must be less than 1.5 ns (20% to 80%).  Changed letter case and some names of all the timing parameters in Figure 3, 4, 5, 6 and 8, to be consistent with EROS.
*B	3011766	CXQ	08/20/2010	Changed maximum additive jitter from 0.25 ps to 0.11 ps in "Features" on page 1 and in $t_{JIT}$ in the AC Electrical Specs table. Added note 3 to describe $I_{IH}$ and $I_{IL}$ specs. Removed reference to data distribution from "Functional Description". Changed $R_P$ for differential inputs from 100 $k\Omega$ to 150 $k\Omega$ in the Logic Block Diagram and from 60 $k\Omega$ min / 140 $k\Omega$ max to 90 $k\Omega$ min / 210 $k\Omega$ max in the DC Electrical Specs table. Added max $V_{ID}$ of 1.0V in DC Electrical Specs table. Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to -120/-130/-135/-150/-150/-150dBc/Hz, respectively, in the AC Electrical Spec table. Added "Frequency range up to 1 GHz" condition to $t_{ODC}$ spec. Added Ordering Code Definition. Updated package diagram. Added Acronyms.
*C	3017258	CXQ	08/27/2010	Corrected Output Rise/Fall time diagram.
*D	3100234	CXQ	11/18/2010	Updated Phase jitter to 0.15ps max from 0.11ps max. Changed $V_{IN}$ and $V_{OUT}$ specs from 4.0V to "lesser of 4.0 or $V_{DD}$ + 0.4" Removed 200mA min LU spec, replaced with "Meets or exceeds JEDEC Spec JESD78B IC Latchup Test" Removed $R_P$ spec for differential input clock pins $IN_X$ and $IN_X$ #. Changed $C_{IN}$ condition to "Measured at 10 MHz". Changed $PN_{ADD}$ specs for 1MHz, 10MHz, and 20MHz offsets. Removed $t_S$ and $t_H$ specs from AC specs table.
*E	3135201	CXQ	01/12/2011	Removed "Preliminary" status heading. Removed resistors from $IN_x/IN_x$ # in Logic Block Diagram. Added Figure 9 to describe $T_{SOE}$ and $T_{SOD}$ .
*F	3090938	CXQ	02/25/2011	Post to external web.



# **Document History Page** (continued)

Document Title: CY2DP1504, 1:4 LVPECL Fanout Buffer with Selectable Clock Input Document Number: 001-56215							
Revision	ECN	Orig. of Change	Submission Date	Description of Change			
*G	3208968	CXQ	03/29/2011	Changed $R_P$ max from 140 $k\Omega$ to 165 $k\Omega$ and updated $R_P$ in Logic Block Diagram.			
*H	3308039	CXQ	07/11/2011	Updated supported differential input clock types to include LVPECL/LVDS/CML in Features, Functional Description, Pin Definitions, and DC specs table sections.  Broke out V <sub>ID</sub> spec into V <sub>ID_LVDS</sub> and V <sub>ID_LVPECL</sub> specs.			
*	3395868	PURU	10/05/11	Updated supported differential input clock types to include HCSL in Features, Pinouts, and DC Electrical Specifications table. Changed Min value of $V_{\rm ICM}$ .			
*J	3740406	CINM	09/11/2012	Minor text edits.			
*K	3799048	PURU	12/05/2012	Updated Features: Added "Translates any single-ended input signal to 3.3 V LVPECL levels with resistor bias on INx# input". Updated AC Electrical Specifications: Added Note 7 and Note 13. Added F $_{IN}$ parameter values for "Single Ended CMOS Input" condition (Minimum value = DC, Maximum value = 250 MHz). Added F $_{OUT}$ parameter values for "Single Ended CMOS Input" condition (Minimum value = DC, Maximum value = 250 MHz). Updated t $_{PD}$ parameter (Changed description from "Propagation delay input pair to output pair" to "Propagation delay differential input pair to differential output pair"). Added t $_{ODC}$ parameter values for "Single Ended CMOS Input" condition (Minimum value = 45%, Maximum value = 55%). Updated description of PN $_{ADD}$ parameter (Replaced "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V $_{ID}$ > 400 mV with "Additive RMS phase noise, 156.25-MHz input, Rise/fall time < 150 ps (20% to 80%), V $_{ID}$ > 400 mV or Input Swing = 3.0 V $_{I}^{I/2}$ "). Added t $_{IIT}$ parameter values for the Condition "156.25 MHz Sinewave, 12 kHz to 20 MHz offset, input rise/fall time < 150 ps (20% to 80%), Input Swing = 3.0 V $_{I}^{I/3}$ " (Maximum value = 0.15 ps). Added Application Information. Updated to new template.			
*L	4586288	PURU	12/04/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagram: spec 51-85118 – Changed revision from *D to *E.			
*M	4959240	TAVA	10/12/2015	Updated to new template. Completing Sunset Review.			
*N	5267558	PSR	05/13/2016	Added Thermal Resistance. Updated to new template.			
*O	5973884	AESATMP8	11/22/2017	Updated logo and Copyright.			



#### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

cypress.com/arm

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Memory cypre

Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2009-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicenses) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-56215 Rev. \*O Revised November 22, 2017 Page 16 of 16