

RELIABILITY REPORT
FOR
MAX4599ExT
PLASTIC ENCAPSULATED DEVICES

July 10, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by



Jim Pedicord
Quality Assurance
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl
Quality Assurance
Executive Director

Conclusion

The MAX4599 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description	V.Quality Assurance Information
II.Manufacturing Information	VI.Reliability Evaluation
III.Packaging Information	IV.Die Information
Attachments

I. Device Description

A. General

The MAX4599 single-pole/double-throw (SPDT) switch operates from a +2.0V to +5.5V single supply. It offers 60-ohms max on-resistance (R_{ON}) at +5V and fast switching times ($t_{ON} = 30\text{ns max}$, $t_{OFF} = 25\text{ns max}$).

The MAX4599 features excellent R_{ON} flatness (4 ohms max) and matching (1-ohm max) between channels. This device also offers 5pC max charge injection.

The MAX4599 is available in tiny 6-pin SC70 and SOT23 packages.

B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
Voltage Referenced to GND	
V+	-0.3V to +6V
IN, COM, NO, NC (Note 1)	-0.3V to (V+ + 0.3V)
Continuous Current (any terminal)	±20mA
Peak Current, COM, NO, NC (pulsed at 1ms, 10% duty cycle)	±40mA
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation (TA = +70°C)	
6-Pin SC70	245mW
6-Pin SOT23	571mW
Derates above +70°C	
6-Pin SC70	3.1mW/°C
6-Pin SOT23	7.1mW/°C

Note 1: Signals on NO, NC, COM, or IN exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

II. Manufacturing Information

A. Description/Function:	Low-Voltage, Single-Supply, SPDT Analog Switch in SC70
B. Process:	S12 (Standard 1.2 micron silicon gate CMOS)
C. Number of Device Transistors:	89
D. Fabrication Location:	California or Oregon, USA
E. Assembly Location:	Philippines, Thailand or Malaysia
F. Date of Initial Production:	October, 1997

III. Packaging Information

A. Package Type:	6-Pin SC70	6-Pin SOT23
B. Lead Frame:	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate
D. Die Attach:	Non-Conductive Epoxy	Non-Conductive Epoxy
E. Bondwire:	Gold (1 mil dia.)	Gold (1 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-1201-0150	#05-1201-0149
H. Flammability Rating:	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-112:	Level 1	Level 1

IV. Die Information

A. Dimensions:	32 x 30 mils
B. Passivation:	Si ₃ N ₄ /SiO ₂ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)
Bryan Preeshl (Executive Director)
Kenneth Huening (Vice President)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 80 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

▲
Temperature Acceleration factor assuming an activation energy of 0.8eV

$$\lambda = 13.57 \times 10^{-9}$$

$$\lambda = 13.57 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5514) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The AH67 die type has been found to have all pins able to withstand a transient pulse of $\pm 1500\text{V}$, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of $\pm 50\text{mA}$.

Table 1
Reliability Evaluation Test Results

MAX4599ExT

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (Note 1)					
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		80	0
Moisture Testing (Note 2)					
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	SC70	77	0
			SOT23	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Stress (Note 2)					
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data

Attachment #1

TABLE II. Pin combination to be tested. ^{1/} ^{2/}

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V_{PS1} ^{3/}	All V_{PS1} pins
2.	All input and output pins	All other input-output pins

^{1/} Table II is restated in narrative form in 3.4 below.

^{2/} No connects are not to be tested.


^{3/} Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_S$, $-V_S$, V_{REF} , etc).


3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{SS3} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





NOTE: CAVITY DOWN



BONDABLE AREA


PKG.CODE:	X6S-1
CAV./PAD SIZE:	36x34
	PKG. DESIGN

APPROVALS

DATE



BUILDSHEET NUMBER:	REV.:
05-1201-0150	A




NOTE: USE NON-CONDUCTIVE EPOXY ONLY

 BONDABLE AREA

PKG.CODE: U6S-3		APPROVALS	DATE	MAXIM	
CAV./PAD SIZE: 64x46	PKG. DESIGN				

UNIT PER BOARD




BEADY STATE LIFE TEST IS PER THE STD AND OTHER INFO.
 BOARD IN IS PER MIN. STD. NOT IN THE STD. COND. D

* THIS PART WILL USE EXISTING BOARD 06-0065, modified w/ jumper.

NOTES:

- TEMPERATURE: 125C OR EQUIVALENT
 - TIME: 100 HOURS MIN. 500 EQUIVALENT
 - ALL COMPONENTS ARE ELECTRICAL TEST SPEC
1. APPROVED FOR IN CONSTRUCTION
 (A1) (02/00)

ONCE PER BOARD



SPEC. 06-SS14 * RRV. D

DATE: 10/18/99

DRAWN BY: T. BEJSSOV EC

MAX IN DURN-IN SCHEMATIC

REVISED BY: MAX 4S94/4S94/99

MAX 4S9S RC (V) / SS

PROCESS: SIELEIFX