Power MOSFET

30 V, 2.5 A, Single N-Channel, SOT-23

Features

- Leading Planar Technology for Low Gate Charge / Fast Switching
- 4.5 V Rated for Low Voltage Gate Drive
- SOT-23 Surface Mount for Small Footprint (3 x 3 mm)
- AEC Q101 Qualified NVTR4503N
- These Devices are Pb-Free and are RoHS Compliant

Applications

- DC-DC Conversion
- Load/Power Switch for Portables
- Load/Power Switch for Computing

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	٧
Gate-to-Source Voltage			V _{GS}	±20	٧
Continuous Drain	Steady	T _A = 25°C	I _D	2.0	Α
Current (Note 1)	State	T _A = 85°C		1.5	
	t ≤ 10 s	T _A = 25°C		2.5	
Power Dissipation (Note 1)	Steady State T _A = 25°C		P _D	0.73	W
Continuous Drain	Steady	T _A = 25°C	I _D	1.5	Α
Current (Note 2)	State	T _A = 85°C		1.1	
Power Dissipation (Note 2)		T _A = 25°C	P _D	0.42	W
Pulsed Drain Current	t _p =	10 μs	I _{DM}	10	Α
ESD Capability (Note 3)		100 pF, 1500 Ω	ESD	125	V
Operating Junction and Storage Temperature			T _J , T _{stg}	–55 to 150	°C
Source Current (Body Diode)			Is	2.0	Α
Peak Source Current $t_p = 10 \mu s$ (Diode Forward)			I _{SM}	4.0	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T _L	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	170	°C/W
Junction-to-Ambient - t < 10 s (Note 1)	$R_{\theta JA}$	100	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	300	

- 1. Surface-mounted on FR4 board using 1 in sq pad size.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.
- 3. ESD Rating Information: HBM Class 0.




ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} TYP	I _D MAX
30 V	85 mΩ @ 10 V	2.5 A
	105 mΩ @ 4.5 V	

N-Channel





SOT-23 CASE 318 STYLE 21



MARKING DIAGRAM/

TR3 = Specific Device Code

M = Date Code= Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTR4503NT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel
NVTR4503NT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Conditions Mir		Тур	Max	Units
OFF CHARACTERISTICS			•	-	•	
Drain-to-Source Breakdown Voltage	Breakdown Voltage $V_{(BR)DSS}$ $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30	36		V
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V			1.0	μΑ
		V _{GS} = 0 V, V _{DS} = 24 V, T _J = 125°C			10	1
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
ON CHARACTERISTICS (Note 4)	•		•	•	•	_1
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0		3.0	V
Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D = 2.5 A		85	110	mΩ
		V _{GS} = 4.5 V, I _D = 2.0 A		105	140	1
Forward Transconductance	9FS	V _{DS} = 4.5 V, I _D = 2.5 A		5.3		S
CHARGES AND CAPACITANCES	1					<u>, 4</u>
Input Capacitance	C _{iss}			135		pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 15 \text{ V}$		52		1
Reverse Transfer Capacitance	C _{rss}	VDS = 13 V		15		
Input Capacitance	C _{iss}			130	250	pF
Output Capacitance	C _{oss}	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = 24 \text{ V}$		42	75	
Reverse Transfer Capacitance	C _{rss}	VDS = 24 V		13	25	
Total Gate Charge	Q _{G(TOT)}			3.6	7.0	nC
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 10 V, V _{DS} = 15 V,		0.3		
Gate-to-Source Charge	Q _{GS}	$I_D = 2.5 \text{ A}$		0.6		
Gate-to-Drain Charge	Q _{GD}			0.7		1
Total Gate Charge	Q _{G(TOT)}			1.9		nC
Threshold Gate Charge	Q _{G(TH)}	Vce = 4.5 V. Vne = 24 V.		0.3		1
Gate-to-Source Charge	Q _{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 24 \text{ V},$ $I_D = 2.5 \text{ A}$		0.6		1
Gate-to-Drain Charge	Q_{GD}			0.9		
SWITCHING CHARACTERISTICS (No	ote 5)			•	•	
Turn-On Delay Time	t _{d(on)}			5.8	12	ns
Rise Time	t _r	V _{GS} = 10 V, V _{DD} = 15 V,		5.8	10	1
Turn-Off Delay Time	t _{d(off)}	$I_D = 1 \text{ A}, R_G = 6 \Omega$		14	25	1
Fall Time	t _f			1.6	5.0	1
Turn-On Delay Time	t _{d(on)}			4.8	1	ns
Rise Time	t _r	VGS = 10 V, Vnn = 24 V.		6.7		1
Turn-Off Delay Time	t _{d(off)}	$V_{GS} = 10 \text{ V}, V_{DD} = 24 \text{ V},$ $I_{D} = 2.5 \text{ A}, R_{G} = 2.5 \Omega$		13.6		1
Fall Time	t _f			1.8		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS		•		•	
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V, I _S = 2.0 A		0.85	1.2	V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, I _S = 2.0 A,		9.2	1	ns
Reverse Recovery Charge	Q _{RR}	$dl_{S}/dt = 100 \text{ A}/\mu \text{s}$		4.0		nC

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL PERFORMANCE CURVES



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance





Figure 10. Diode Forward Voltage vs. Current

PACKAGE DIMENSIONS

SOT-23 (TO-236) CASE 318-08 **ISSUE AP**



NOTES


- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS, MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS

	MILLIMETERS			INCHES			
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.89	1.00	1.11	0.035	0.040	0.044	
A1	0.01	0.06	0.10	0.001	0.002	0.004	
b	0.37	0.44	0.50	0.015	0.018	0.020	
С	0.09	0.13	0.18	0.003	0.005	0.007	
D	2.80	2.90	3.04	0.110	0.114	0.120	
E	1.20	1.30	1.40	0.047	0.051	0.055	
е	1.78	1.90	2.04	0.070	0.075	0.081	
L	0.10	0.20	0.30	0.004	0.008	0.012	
L1	0.35	0.54	0.69	0.014	0.021	0.029	
HE	2.10	2.40	2.64	0.083	0.094	0.104	
θ	0°		10°	0°		10°	

STYLE 21:

- PIN 1. GATE
 - SOURCE DRAIN

SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking, ited. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative