

Ultra Small PLL Clock Generator ICs with Built-In Divider/Multiplier Circuits

Preliminary

GENERAL DESCRIPTION

The XC25BS8 series is an ultra small PLL clock generator IC which can generate a high multiplier output up to 4095 from an input frequency as low as 8kHz. The series includes a divider circuit, phase/frequency comparator, charge pump, and VCO so it is possible to configure a fully operational circuit with a few external components like one low-pass filter capacitor. The Input divider ratio (M) can be selected from a range of 1 to 2047, the output divider ratio (N) can be selected from a range of 1 to 4095 and they are set internally by using laser timing technologies. Output frequency (f_{Q0}) is equal to input clock frequency (f_{CLKin}) multiplied by N/M. Output frequency range is 1MHz to 100MHz. Reference clock from 8kHz to 36MHz can be input as the input clock. The IC stops operation and current drain is suppressed when a low level signal is input to the CE pin which greatly reduces current consumption and produces a high impedance output.

The setting of the input divider ratio (M), output divider ratio (N), and charge pump current (I_p) are factory fixed semi-custom. Please advise your Torex sales representative of your particular input/output frequency and supply voltage specifications so that we can see if we will be able to support your requirements. The series is available in small SOT-26W and USP-6C.

APPLICATIONS

- Clock for controlling a Imaging dot (LCD)
- DSC (Digital still camera)
- DVC (Digital video camera)
- PND (Car navigation system)
- UMPC (Ultra Mobile Personal Computer)
- SSD (Solid State Disk)
- Digital Photo Frame
- Microcomputer and HDD drives
- Cordless phones & Wireless communication equipment
- Various system clocks


FEATURES

Input Frequency Range	: 8kHz ~ 36MHz ^(*)
Output Frequency Range	: 1MHz ~ 100MHz
	$(f_{Q0}=f_{CLKin} \times N/M)$ ^(*)
Output Divider (N) Range	: 1 ~ 4095 ^(*)
Input Divider (M) Range	: 1 ~ 2047 ^(*)
Operating Voltage Range	: 2.50V ~ 5.50V ^(*)
Low Power Consumption	: 10 μ A MAX. when stand-by ^(**)
Small Packages	: SOT-26W, USP-6C

*1: The series are semi-custom products. Specifications for each product are limited within the above range. The input frequency range is set within $\pm 5\%$ of customer's designated typical frequency. Please note that setting of your some requirements may not be possible due to the specification limits of this series.

*2: When the IC is in stand-by mode, the output becomes high impedance and the IC stops operation.


TYPICAL APPLICATION CIRCUIT





*1: C_{IN} (by-pass capacitor, 0.1 μ F) and LPF should be connected to the IC as close as possible.

TYPICAL PERFORMANCE CHARACTERISTICS

PLL Output signal jitter 2 (t_{j2}) (synchronous to an input signal)
XC25BS8001xx (610 multiplier, input 15kHz (TYP.))



PIN CONFIGURATION



* The dissipation pad (TAB) of the bottom view of the USP-6C package should be connected to the V_{SS} (No. 2) pin.

PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTION
SOT-26W	USP-6C		
6	1	Q0	Clock Output
5	2	V _{SS}	Ground
4	3	CE	Stand-by Control (*)
3	4	CLKIn	Reference Clock Signal Input
2	5	LPF	Device connection for Low Pass Filter
1	6	V _{DD}	Power Input

FUNCTION LIST

CE	'H'	'L' or OPEN
Q0	Signal Output	High Impedance

*H: High level input

L: Low level input (stand-by mode)

ELECTRICAL CHARACTERISTICS

Characteristics example by product series

- *1: The chart below introduces the products with typical specification characteristics.
- *2: For other part number with other input-output frequency or multiplication, please ask Torex sales contacts.
- *3: The series are semi-custom products. Specifications for each product are limited within this catalog range. The input frequency range is set within $\pm 5\%$ of customer's designated typical frequency.

XC25BS8001xx (610 multiplication)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Input Frequency	f_{CLKin}	-	15.000	-	kHz
Multiplier Ratio	N/M	-	610	-	Multiplier
PLL Output Frequency	f_{Q0}	-	9.150	-	MHz

XC25BS8002xx (1220 multiplication)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Input Frequency	f_{CLKin}	-	15.000	-	kHz
Multiplier Ratio	N/M	-	1220	-	Multiplier
PLL Output Frequency	f_{Q0}	-	18.300	-	MHz

XC25BS8003xx (256 multiplication)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Input Frequency	f_{CLKin}	-	48.000	-	kHz
Multiplier Ratio	N/M	-	256	-	Multiplier
PLL Output Frequency	f_{Q0}	-	12.288	-	MHz

XC25BS8004xx (4 multiplication)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Input Frequency	f_{CLKin}	-	20.000	-	MHz
Multiplier Ratio	N/M	-	4	-	Multiplier
PLL Output Frequency	f_{Q0}	-	80.000	-	MHz

XC25BS8005xx (8 multiplication)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS
Input Frequency	f_{CLKin}	-	9.000	-	MHz
Multiplier Ratio	N/M	-	8	-	Multiplier
PLL Output Frequency	f_{Q0}	-	72.000	-	MHz

ELECTRICAL CHARACTERISTICS (Continued)

Recommended Operating Conditions: XC25BS8001xx (610 multiplication, Input 15kHz (TYP.)) 5.0V (TYP.)

Tested below Ta=25°C

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNITS
Supply Voltage 5.0V	V _{DD}	5.0V (TYP.) operation	4.50	5.50	V
Input Frequency	f _{CLKin}	(^{*1})	14.250	15.750	kHz
Multiplier Ratio	N/M	Typical value is shown (^{*1})	610		
Output Frequency	f _{Q0}	(^{*1})	8.693	96.075	MHz
Capacity Overload (^{*3})	CL		-	15	pF
Output Start Time (^{*2})(^{*3})	t _{START}	f _{CLKin} = 14.250kHz	0.05	20	ms

NOTE:

*1: The values are measured when a capacitor C_{IN}=0.1 μ F is connected between V_{DD} and V_{SS} pins, a capacitor C1=0.1 μ F is connected between LFP and V_{SS} pins.

*2: It is a time to get stable output signal from Q0 pin after the CE pin is turned on while applying supply voltage to the V_{DD} pin and applying the input signal to the CLKin pin.

*3: Values indicated are design values which are not guaranteed 100%.

DC Characteristics: XC25BS8001xx (610 multiplication, Input 15kHz (TYP.)) 5.0V (TYP.)

Ta=25

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
H Level Input Voltage	V _{IH}		4.00	-	-	V	
L Level Input Voltage	V _{IL}		-	-	1.00	V	
H Level Input Current	I _{IH}	V _{CLKin} =V _{DD} -0.5V	-	-	5.0	μ A	
L Level Input Current	I _{IL}	V _{CLKin} =0.5V	-5.0	-	-	μ A	
H Level Output Voltage	V _{OH}	V _{DD} =4.50V, IOH=-8mA	3.60	-	-	V	
L Level Output Voltage	V _{OL}	V _{DD} =4.50V, IOL= 8mA	-	-	0.65	V	
Supply Current 1	I _{DD1}	V _{DD} =5.50V, CE= 5.50V	-	4.0	8.0	mA	
Supply Current 2	I _{DD2}	V _{DD} =5.50V, CE= 0.0V	-	-	20	μ A	
CE H Level Voltage	V _{CEH}		4.00	-	-	V	
CE L Level Voltage	V _{CEL}		-	-	1.00	V	
CE Pull-Down Resistance 1	R _{dn1}	CE= V _{DD}	0.1	0.4	0.8	MΩ	
CE Pull-Down Resistance 2	R _{dn2}	CE= 0.1*V _{DD}	2	20	40	kΩ	
Output Off Leak Current	I _{oz}	V _{DD} =5.50V, CE= 0.0V	-	-	10	μ A	

NOTE:

TEST CONDITION: V_{DD}=5.0V, f_{CLKin}=15kHz, C1=0.1 μ F, Multiplier ratio=610, No load

AC Characteristics: XC25BS8001xx (610 multiplication, Input 15kHz (TYP.)) 5.0V (TYP.)

Ta=25

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
Output Rise Time (^{*1})	t _R	(20% ~ 80%)	-	2.5	5.0	ns	
Output Fall Time (^{*1})	t _F	(20% ~ 80%)	-	2.5	5.0	ns	
Output Signal Duty Cycle (^{*1})	Duty		45	50	55	%	
PLL Output Signal Jitter 1 (^{*1})	t _{J1}	1 (Output Period)	-	40	-	ps	
PLL Output Signal Jitter 2 (^{*1})	t _{J2}	Peak to Peak (Output Tracking)	-	15.0	-	ns	

NOTE:

TEST CONDITION: V_{DD}=5.0V, f_{CLKin}=15kHz, C1=0.1 μ F, Multiplier ratio=610, CL=15pF

*1: Values indicated are design values, which are not guaranteed 100%.

ELECTRICAL CHARACTERISTICS (Continued)

Recommended Operating Conditions: XC25BS8002xx (1220 multiplication, Input 15kHz (TYP.)) 3.3V (TYP.)

Tested below $T_a=25^{\circ}\text{C}$

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNITS
Supply Voltage 3.3V	V_{DD}	3.3V (TYP.) operation	2.97	3.63	V
Input Frequency	f_{CLKin}	(^{*1})	14.250	15.750	kHz
Multiplier Ratio	N/M	Typical value is shown (^{*1})	1220		-
Output Frequency	f_{Q0}	(^{*1})	17.385	19.215	MHz
Capacity Overload (^{*3})	CL		-	15	pF
Output Start Time (^{*2})(^{*3})	t_{START}	$f_{CLKin} = 14.250\text{kHz}$	0.05	20	ms

NOTE:

*1: The values are measured when a capacitor $C_{IN}=0.1\ \mu\text{F}$ is connected between V_{DD} and V_{SS} pins, a capacitor $C1=0.1\ \mu\text{F}$ is connected between LFP and V_{SS} pins

*2: It is a time to get stable output signal from Q0 pin after the CE pin is turned on while applying supply voltage to the V_{DD} pin and applying the input signal to the CLKin pin.

*3: Values indicated are design values which are not guaranteed 100%.

DC Characteristics: XC25BS8002xx (1220 multiplication, Input 15kHz (TYP.)) 3.3V (TYP.)

$T_a=25$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
H Level Input Voltage	V_{IH}		2.70	-	-	V	
L Level Input Voltage	V_{IL}		-	-	0.60	V	
H Level Input Current	I_{iH}	$V_{CLKin}=V_{DD}-0.3\text{V}$	-	-	3.0	μA	
L Level Input Current	I_{iL}	$V_{CLKin}=0.3\text{V}$	-3.0	-	-	μA	
H Level Output Voltage	V_{OH}	$V_{DD}=2.97\text{V}$, $I_{OH}=-4\text{mA}$	2.38	-	-	V	
L Level Output Voltage	V_{OL}	$V_{DD}=2.97\text{V}$, $I_{OL}=4\text{mA}$	-	-	0.45	V	
Supply Current 1	I_{DD1}	$V_{DD}=3.63\text{V}$, $CE=3.63\text{V}$	-	2.0	4.0	mA	
Supply Current 2	I_{DD2}	$V_{DD}=3.63\text{V}$, $CE=0.0\text{V}$	-	-	10	μA	
CE H Level Voltage	V_{CEH}		2.70	-	-	V	
CE L Level Voltage	V_{CEL}		-	-	0.45	V	
CE Pull-Down Resistance 1	Rdn1	$CE=V_{DD}$	0.1	0.6	1.2	M Ω	
CE Pull-Down Resistance 2	Rdn2	$CE=0.1*V_{DD}$	5	30	60	k Ω	
Output Off Leak Current	I_{OZ}	$V_{DD}=3.63\text{V}$, $CE=0.0\text{V}$	-	-	10	μA	

NOTE:

TEST CONDITION: $V_{DD}=3.0\text{V}$, $f_{CLKin}=15\text{kHz}$, $C1=0.1\ \mu\text{F}$, Multiplier ratio=1220, No load

AC Characteristics: XC25BS8002xx (1220 multiplication, 15kHz(TYP.)) 3.3V (TYP.)

$T_a=25$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
Output Rise Time (^{*1})	t_R	(20% ~ 80%)	-	4.0	8.0	ns	
Output Fall Time (^{*1})	t_F	(20% ~ 80%)	-	4.0	8.0	ns	
Output Signal Duty Cycle (^{*1})	Duty		45	50	55	%	
PLL Output Signal Jitter 1 (^{*1})	t_{J1}	1 (Output Period)	-	20	-	ps	
PLL Output Signal Jitter 2 (^{*1})	t_{J2}	Peak to Peak (Output Tracking)	-	30.0	-	ns	

NOTE:


TEST CONDITION: $V_{DD}=3.3\text{V}$, $f_{CLKin}=15\text{kHz}$, $C1=0.1\ \mu\text{F}$, Multiplier ratio=1220, $C_L=15\text{pF}$

*1: Values indicated are design values, which are not guaranteed 100%.

NOTE ON USE

- (1) Please use this IC within the stated absolute maximum ratings. The IC is liable to malfunction should the ratings be exceeded.
 - (2) The series is an analog IC. Please use a 0.01 μ F to 0.1 μ F of a by-pass capacitor.
 - (3) The constant of the LPF element of this IC is preset. Always use the capacitance value ($=0.1 \mu$ F) specified by us for the external ceramic capacitor (C1) for LPF. Operating this IC with a capacitor of the wrong capacitance will cause erroneous operation.
 - (4) Rq0 shown in the Typical Application Circuit is a matching resistor. The use is recommended in order to counter unwanted radiations.
 - (5) Please place the by-pass capacitor and the matching resistor as close to the IC as possible. The IC may not operate normally if the by-pass capacitor is not close enough to the IC. Further, the unwanted radiation may occur between the resistor and the IC pin if the matching resistor is not close enough to the IC.
 - (6) When the CE pin is not controlled by external signals, it is recommended that a time constant circuit of $R1=1k \times C1 = 0.1 \mu$ F be added for stability.
 - (7) With this IC, output is achieved by dividing and multiplying the reference oscillation by means of the PLL circuit. In cases where this output is further used as a reference oscillation of another PLL circuit, it may be that the final output signal's jitter increases; therefore, all necessary precautions should be taken to avoid this.
 - (8) It is recommended that a low noise power supply, such as a series regulator, be used as the series' supply voltage. Using a power supply such as a switching regulator may enlarge the jitter, which in turn may lead to abnormal operation. Please confirm its operation with the actual device.
 - (9) For operating the IC normally, please take procedures below when applying voltage to the series' input pin:
 - 1) Apply power source while the CE pin is "L" level with no clock input (high-Impedance or "L"),
 - 2) Input the clock,
 - 3) At least 100 μ s after applying clock input, change the CE pin into "H" level and then to enable.
- The IC has to be started by inputting the clock once the power rises completely. The CE pin, then, should be enabling. If the CE pin becomes enable and the clock is inputted before the power rises completely, an internal reset circuit does not operate normally which may cause to generate extraneous frequency.

●eg.) Matching Resistance (Rq0) and Device for Time constant circuit (R1,C2) are connected,
(Package: SOT-26W)



NOTE ON USE (Continued)


Instructions on Pattern Layout

1. In order to stabilize V_{DD} voltage level, we recommend that a by-pass capacitor (C_{IN}) be connected as close as possible to the V_{DD} and V_{SS} pins.
2. Please mount the low pass filter capacitor $C1(=0.1 \mu F)$ as close to the IC as possible.
3. Make the pattern as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
4. Make sure that the V_{SS} (GND) traces are as thick as possible, as variations in ground potential caused by noise may result in instability of this product.


< Reference pattern layout >

* We prepare the evaluation board PCB, which is designed by the below layout pattern.

1. SOT-26W Reference Pattern Layout




2. USP-6C Reference Pattern Layout




TEST CIRCUIT



Operating Supply Voltage
 H Level Input Voltage
 L Level Input Voltage
 CE "H" Level Voltage
 CE "L" Level Voltage
 Output Rise Time
 Output Fall Time
 Output Signal Duty
 PLL Output Signal Jitter 1
 PLL Output Signal Jitter 2



H Level Input Current
 L Level Input Current




H Level Output Voltage
 L Level Output Voltage



TEST CIRCUIT (Continued)


Supply Current 1

Supply Current 2




CE Pull-Down Resistance 1

CE Pull-Down Resistance 2




Output Off Leak Current




AC CHARACTERISTICS TEST WAVEFORM


1) Output Rise Time, Output Fall Time



2) Duty Cycle




3) Output Start Time



TYPICAL PERFORMANCE CHARACTERISTICS

Synchronous Output Frequency vs. Supply Voltage

XC25BS8001xx (610 multiplication, Input 15kHz(TYP.))



1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this datasheet.
3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this datasheet.
4. The products in this datasheet are not developed, designed, or approved for use with such equipment whose failure or malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
5. Please use the products listed in this datasheet within the specified ranges.
Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
6. We assume no responsibility for damage or loss due to abnormal use.
7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of TOREX SEMICONDUCTOR LTD.

TOREX SEMICONDUCTOR LTD.