## Atmel AT27C040

## 4Mb (512K x 8) OTP, EPROM

### DATASHEET

### **Features**

Atmel

- Fast read access time 70ns
- Low-power CMOS operation
  - 100µA max standby
  - 30mA max active at 5MHz
- JEDEC standard packages
  - 32-lead PDIP
  - 32-lead PLCC
- 5V ± 10% supply
- High-reliability CMOS technology
  - 2000V ESD protection
  - 200mA latchup immunity
- Rapid programming algorithm 100µs/byte (typical)
- CMOS- and TTL-compatible inputs and outputs
- Industrial temperature range
- Green (Pb/halide-free) packaging option

### 1. Description

The Atmel<sup>®</sup> AT27C040 is a low-power, high-performance, 4,194,304-bit, One-Time Programmable, Read-Only Memory (OTP EPROM) organized as 512K by 8 bits. The AT27C040 requires only one 5V power supply in normal Read mode operation. Any byte can be accessed in less than 70ns, eliminating the need for speed reducing wait states on high-performance microprocessor systems.

The Atmel scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 8mA in active mode and less than  $10\mu$ A in standby mode.

The AT27C040 is available in a choice of industry standard, JEDEC-approved, PDIP and PLCC packages. The device features two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to eliminate bus contention in high-speed systems.

The AT27C040 has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100µs/byte. The integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.


## 2. Pin Configurations and Pinouts

Pin Name	Function	32-lead PLCC Top view			d PDIP view
V <sub>PP</sub>	Peak to Peak Voltage	A12 A15 VCC VCC	A <sub>18</sub> A <sub>17</sub>		J 32 □ \
A <sub>0</sub> - A <sub>18</sub>	Address Inputs			V <sub>PP</sub> □ 1 A <sub>16</sub> □ 2	32 🗆 \ 31 🗆 A
O <sub>0</sub> - O <sub>7</sub>	Outputs	$A_7 \square 5 \qquad O$	ਨਿ ਨਿ 29 □ A <sub>14</sub>	$A_{15} \square 3$	30 🗆 A
GND	Ground	$A_6 \square 6$	28 🗆 A <sub>13</sub>	A <sub>12</sub> 🗆 4	29 🗆 /
CE	Chip Enable	A <sub>5</sub> [ 7	27 🗆 A <sub>8</sub>		28 🗆 /
ŌĒ	Output Enable	A <sub>4</sub> [] 8 A <sub>3</sub> [] 9	26 □ A <sub>9</sub> 25 □ A <sub>11</sub>	A <sub>6</sub>	27 🗆 / 26 🗆 /
V <sub>cc</sub>	Device Power Supply	A <sub>3</sub> □ 9 A <sub>2</sub> □ 10	25 □ <u>A<sub>11</sub></u> 24 □ OE	$A_4 \square 8$	25 🗆 A
• CC	Device i ower oupply	$A_1 \square 11$	23 🗆 A <sub>10</sub>	A3 □ 9	24 🗆 🤅
		A <sub>0</sub> □ 12	22 🗆 🔁	A <sub>2</sub> □ 10	23 🗆 A
		$O_0 \square 13$	21 🗆 O7	A <sub>1</sub> 🗌 11	22 🗋 Ö
		, 15 17 17 18	19 20	A <sub>0</sub> □ 12	21 🗋 🕻
				O <sub>0</sub>	20 🗆 🗘
		02 03 04	ÕÕ	O <sub>1</sub> 🗌 14	19 🗆 (
		U		O <sub>2</sub> 🗌 15	18 🗆 (
				GND [] 16	17 🗆 (

## 3. Switching Considerations

Switching between active and standby conditions via the Chip Enable ( $\overline{CE}$ ) pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a  $0.1\mu$ F, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V<sub>CC</sub> and ground terminals of the device — as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7 $\mu$ F bulk electrolytic capacitor should be utilized, again connected between the V<sub>CC</sub> and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array.

## 4. Block Diagram



## 5. Absolute maximum ratings\*

Temperature under bias-55°C to +125°C Storage temperature65°C to +150°C
Voltage on any pin with respect to ground2.0V to +7.0V
Voltage on A <sub>9</sub> with respect to ground2.0V to +14.0V
V <sub>PP</sub> supply voltage with respect to ground2.0V to +14.0V

\*Notice: Stresses beyond those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 6. Elelectrical Characteristics

### 6.1 DC and AC characteristics

#### Table 6-1.Operating modes

Mode/Pin	CE	ŌĒ	Ai	V <sub>PP</sub>	Outputs
Read	V <sub>IL</sub>	V <sub>IL</sub>	Ai	X <sup>(1)</sup>	D <sub>OUT</sub>
Output Disable	Х	V <sub>IH</sub>	Х	Х	High Z
Standby	V <sub>IH</sub>	Х	Х	Х	High Z
Rapid Program <sup>(2)</sup>	V <sub>IL</sub>	V <sub>IH</sub>	Ai	V <sub>PP</sub>	D <sub>IN</sub>
PGM Verify	Х	V <sub>IL</sub>	Ai	V <sub>PP</sub>	D <sub>OUT</sub>
PGM Inhibit	V <sub>IH</sub>	V <sub>IH</sub>	X	V <sub>PP</sub>	High Z
Product Identification <sup>(4)</sup>	V <sub>IL</sub>	V <sub>IL</sub>	$\begin{array}{l} A_9 = V_{H}^{(3)} \\ A_0 = V_{IH} \text{ or } V_{IL} \\ A_1 - A_{18} = V_{IL} \end{array}$	х	Identification Code

Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .

- 2. Refer to programming characteristics.
- 3.  $V_{\rm H} = 12.0 \pm 0.5 V$ .
- 4. Two identifier bytes may be selected. All Ai inputs are held low  $(V_{IL})$ , except A<sub>9</sub>, which is set to V<sub>H</sub>, and A<sub>0</sub>, which is toggled low  $(V_{IL})$  to select the manufacturer's identification byte and high  $(V_{IH})$  to select the device code byte.

## 6.2 DC and AC Operating Conditions for Read Operation

	Atmel AT27C040-70	Atmel AT27C040-90
Industrial Operating Temperature (Case)	-40°C to 85°C	-40°C to 85°C
V <sub>CC</sub> Power Supply	$5V\pm10\%$	$5V\pm10\%$

### 6.3 DC and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	$V_{IN} = 0V$ to $V_{CC}$		±1	μA
I <sub>LO</sub>	Output Leakage Current	$V_{OUT}$ = 0V to $V_{CC}$		±5	μA
I <sub>PP1</sub> <sup>(2)</sup>	V <sub>PP</sub> <sup>(1)</sup> Read/Standby Current	$V_{PP} = V_{CC}$		10	μA
	I <sub>SB</sub> V <sub>CC1</sub> <sup>(1)</sup> Standby Current	$\rm I_{SB1}$ (CMOS), $\overline{\rm CE}$ = $\rm V_{CC}\pm0.3V$		100	μA
'SB		$I_{SB2}$ (TTL), $\overline{CE}$ = 2.0 to $V_{CC}$ + 0.5V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active Current	f = 5MHz, $I_{OUT}$ = 0mA, $\overline{CE}$ = $V_{IL}$		30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage	Ι <sub>ΟΗ</sub> = -400μΑ	2.4		V

Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$ , and removed simultaneously with or after  $V_{PP}$ .


2.  $V_{PP}$  may be connected directly to  $V_{CC}$ , except during programming. The supply current would then be the sum of  $I_{CC}$  and  $I_{PP}$ .

## 6.4 AC Characteristics for Read Operation

			-7	70	-:	90	
Symbol	Parameter	Condition	Min	Max	Min	Max	Units
t <sub>ACC</sub> <sup>(1)</sup>	Address to Output Delay	$\overline{CE} = \overline{OE} \\ = V_{IL}$		70		90	ns
t <sub>CE</sub> <sup>(1)</sup>	CE to Output Delay	$\overline{OE} = V_{IL}$		70		90	ns
t <sub>OE</sub> <sup>(1)</sup>	OE to Output Delay	$\overline{CE} = V_{IL}$		30		35	ns
t <sub>DF</sub> <sup>(1)</sup>	$\overline{\text{OE}}$ or $\overline{\text{CE}}$ High to Output Float; whichever occurred first.			20		20	ns
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ ; whichever occurred first.				0		ns


Note: 1. See AC waveforms for read operation.

#### Figure 6-1. AC Waveforms for Read Operation<sup>(1)</sup>




- Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified.
  - 2.  $\overline{OE}$  may be delayed up to  $t_{CE} t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$ .
  - 3.  $\overline{OE}$  may be delayed up to  $t_{ACC} t_{OE}$  after the address is valid without impact on  $t_{ACC}$ .
  - 4. This parameter is only sampled, and is not 100% tested.
  - 5. Output float is defined as the point when data is no longer driven.

### Figure 6-2. Input Test Waveforms and Measurement Levels








### Table 6-2. Pin Capacitance

 $f = 1MHz, T = 25^{\circ}C^{(1)}$ 

Symbol	Тур	Мах	Units	Conditions
C <sub>IN</sub>	4	8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	8	12	pF	V <sub>OUT</sub> = 0V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.





Notes: 1. The input timing reference is 0.8V for  $V_{IL}$  and 2.0V for  $V_{IH}\!.$ 

- 2.  $t_{OF}$  and  $t_{DFP}$  are characteristics of the device, but must be accommodated by the programmer.
- 3. When programming the AT27C040, a 0.1 $\mu$ F capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

#### Table 6-3. DC Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25V$ ,  $V_{PP} = 13.0 \pm 0.25V$ .

			Limits		
Symbol	Parameter	Test Conditions	Min	Max	Units
ILI	Input Load Current	$V_{IN} = V_{IL}, V_{IH}$		±10	μA
V <sub>IL</sub>	Input Low Level		-0.6	0.8	V
V <sub>IH</sub>	Input High Level		2.0	V <sub>CC</sub> + 0.7	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.4	V
V <sub>OH</sub>	Output High Voltage	Ι <sub>ΟΗ</sub> = -400μΑ	2.4		V
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Program And Verify)			40	mA
I <sub>PP2</sub>	V <sub>PP</sub> Supply Current	$\overline{CE} = V_{IL}$		20	mA
V <sub>ID</sub>	A <sub>9</sub> Product Identification Voltage		11.5	12.5	V

### Table 6-4. AC Programming Characteristics

### $T_{A}$ = 25 $\pm$ 5°C, $V_{CC}$ = 6.5 $\pm$ 0.25V, $V_{PP}$ = 13.0 $\pm$ 0.25V

			Lin		
Symbol	Parameter	Test Conditions <sup>(1)</sup>	Min	Max	Units
t <sub>AS</sub>	Address Setup Time		2		μs
t <sub>OES</sub>	OE Setup Time	Input rise and fall times:	2		μs
t <sub>DS</sub>	Data Setup Time	(10% to 90%) 20ns	2		μs
t <sub>AH</sub>	Address Hold Time		0		μs
t <sub>DH</sub>	Data Hold Time	Input pulse levels: 0.45V to 2.4V	2		μs
t <sub>DFP</sub>	OE High to Output Float Delay <sup>(2)</sup>	0.100 10 2.10	0	130	ns
t <sub>VPS</sub>	V <sub>pp</sub> Setup Time	Input timing reference level:	2		μs
t <sub>VCS</sub>	V <sub>cc</sub> Setup Time	0.8V to 2.0V	2		μs
t <sub>PW</sub>	$\overline{\text{CE}}$ Program Pulse Width <sup>(3)</sup>	Output timing reference level:	95	105	μs
t <sub>OE</sub>	Data Valid from $\overline{OE}^{(2)}$	0.8V to 2.0V		150	ns
t <sub>PRT</sub>	V <sub>PP</sub> Pulse Rise Time During Programming		50		ns

- Notes: 1.  $V_{CC}$  must be applied simultaneously with or before  $V_{PP}$  and removed simultaneously with or after  $V_{PP}$ .
  - 2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram.
  - 3. Program pulse width tolerance is  $100\mu s \pm 5\%$ .


### Table 6-5. Atmel AT27C040 Integrated Product Identification Code

	Pins									
Codes	A <sub>0</sub>	<b>O</b> 7	<b>O</b> <sub>6</sub>	<b>O</b> <sub>5</sub>	O <sub>4</sub>	<b>O</b> <sub>3</sub>	0 <sub>2</sub>	<b>O</b> <sub>1</sub>	O <sub>0</sub>	Hex Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	0	1	1	0B

## 7. Rapid programming algorithm

A 100µs  $\overline{CE}$  pulse width is used to program. The address is set to the first location. V<sub>CC</sub> is raised to 6.5V and V<sub>PP</sub> is raised to 13.0V. Each address is first programmed with one 100µs  $\overline{CE}$  pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to ten successive 100µs pulses are applied with a verification after each pulse. If the byte fails to verify after ten pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. V<sub>PP</sub> is then lowered to 5.0V and V<sub>CC</sub> to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails.





## 8. Ordering Information


## Green Package Option (Pb/Halide-free)


			I <sub>cc</sub> (	mA)			
Atmel Ordering Code	Package	t <sub>ACC</sub> (ns)	Active	Standby	Lead Finish	Operation Range	
AT27C040-70JU	32J	70	30	0.1	Matte Tin	Industrial	
AT27C040-70PU	32P6	70	30	0.1	Malle III	(-40°C to 85°C)	
AT27C040-90JU	32J	90	30	0.1	Matte Tin	Industrial	
AT27C040-90PU	32P6	90	50	0.1		(-40°C to 85°C)	

	Package Type
32J	32-lead, plastic, J-leaded Chip Carrier (PLCC)
32P6	32-lead, 0.600" wide, plastic, Dual Inline (PDIP)

## 9. Package information

### 9.1 32J — 32-lead PLCC





## 10. Revision History

Doc. Rev.	Date	Comments
0189J	10/2012	Update 32P6 package outline drawing. Update template and Atmel logo.
01891	04/2011	Remove TSOP package. Add lead finish to ordering information.
0189H	12/2007	Datasheet revision.

# Atmel

## Enabling Unlimited Possibilities®

#### Atmel Corporation

1600 Technology Drive San Jose, CA 95110 USA **Tel:** (+1) (408) 441-0311 **Fax:** (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

#### Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032 JAPAN **Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 0189J-EPROM-10/2012

Atmel<sup>®</sup>, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION) DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.