

#### SLVS997F-OCTOBER 2009-REVISED AUGUST 2013

# **DUAL-BRIDGE MOTOR CONTROLLER IC**

Check for Samples: DRV8812

# **FEATURES**

- Dual-H-Bridge Current-Control Motor Driver
  - Capable of Driving a Bipolar Stepper or **Two DC Motors**
  - Two-Bit Winding Current Control Allows Up to Four Current Levels
  - Low MOSFET On-Resistance
- 1.6-A Maximum Drive Current at 24 V, 25°C
- **Built-In 3.3-V Reference Output**
- **Industry-Standard Parallel Digital Control** Interface
- 8-V to 45-V Operating Supply Voltage Range
- Thermally Enhanced HTSSOP and QFN Surface Mount Packages

# **APPLICATIONS**

- **Automatic Teller Machines**
- **Money Handling Machines**
- **Video Security Cameras** •
- **Printers**
- Scanners
- Office Automation Machines
- **Gaming Machines** •
- **Factory Automation**
- **Robotics**

# DESCRIPTION

The DRV8812 provides an integrated motor driver solution for printers, scanners, and other automated equipment applications. The device has two H-bridge drivers, and can drive a bipolar stepper motor or two DC motors. The output driver block for each consists of N-channel power MOSFET's configured as full H-bridges to drive the motor windings. The DRV8812 is capable of driving up to 1.6-A of output current (with proper heatsinking, at 24 V and 25°C).

A simple parallel digital control interface is compatible with industry-standard devices. Decay mode is programmable.

Internal shutdown functions are provided for over current protection, short circuit protection, under voltage lockout and overtemperature.

The DRV8812 is available in a 28-pin HTSSOP package with PowerPAD™ and in a 28-pin QFN package PowerPAD<sup>™</sup> (Eco-friendly: RoHS & no Sb/Br).

T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 95°C	PowerPAD™ (HTSSOP) - PWP	Reel of 2000	DRV8812PWPR	
–40°C to 85°C	PowerPAD™ (QFN) - RHD	Reel of 3000	DRV8812RHDR	DRV8812

#### **ORDERING INFORMATION**<sup>(1)</sup>

(1) For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PowerPAD is a trademark of Texas Instruments.



www.ti.com



# **DEVICE INFORMATION**

Submit Documentation Feedback

2



#### SLVS997F-OCTOBER 2009-REVISED AUGUST 2013


#### Table 1. TERMINAL FUNCTIONS

	PI	N	u(a) <sup>(1)</sup>	DECODIDION	EXTERNAL COMPONENTS
NAME	PWP	RHD	I/O <sup>(1)</sup>	DESCRIPTION	OR CONNECTIONS
POWER AND	GROUND	1	1	-	
GND	14, 28	3, 17	-	Device ground	
VMA	4	7	-	Bridge A power supply	Connect to motor supply (8 - 45 V). Both pins
VMB	11	14	-	Bridge B power supply	must be connected to same supply.
V3P3OUT	15	18	0	3.3-V regulator output	Bypass to GND with a 0.47-µF 6.3-V ceramic capacitor. Can be used to supply VREF.
CP1	1	4	IO	Charge pump flying capacitor	Connect a 0.01-µF 50-V capacitor between
CP2	2	5	IO	Charge pump flying capacitor	CP1 and CP2.
VCP	3	6	IO	High-side gate drive voltage	Connect a 0.1- $\mu F$ 16-V ceramic capacitor and a 1-M $\Omega$ resistor to VM.
CONTROL					
AENBL	21	24	I	Bridge A enable	Logic high to enable bridge A
APHASE	20	23	I	Bridge A phase (direction)	Logic high sets AOUT1 high, AOUT2 low
AIO	24	27	I	Bridge A current set	Sets bridge A current: 00 = 100%,
Al1	25	28	I	Bluge A current set	01 = 71%, 10 = 38%, 11 = 0
BENBL	22	25	I	Bridge B enable	Logic high to enable bridge B
BPHASE	23	26	I	Bridge B phase (direction)	Logic high sets BOUT1 high, BOUT2 low
BIO	26	1	I	Bridge B current set	Sets bridge B current: $00 = 100\%$ ,
BI1	27	2	I		01 = 71%, 10 = 38%, 11 = 0
DECAY	19	22	I	Decay mode	Low = slow decay, open = mixed decay, high = fast decay
nRESET	16	19	I	Reset input	Active-low reset input initializes internal logic and disables the H-bridge outputs
nSLEEP	17	20	I	Sleep mode input	Logic high to enable device, logic low to enter low-power sleep mode
AVREF	12	15	I	Bridge A current set reference input	Reference voltage for winding current set.
BVREF	13	16	I	Bridge B current set reference input	Can be driven individually with an external DAC for microstepping, or tied to a reference (e.g., V3P3OUT). A 0.01-µF bypass capacitor to GND is recommended.
STATUS				-	
nFAULT	18	21	OD	Fault	Logic low when in fault condition (overtemp, overcurrent)
OUTPUT					
ISENA	6	9	IO	Bridge A ground / Isense	Connect to current sense resistor for bridge A
ISENB	9	12	IO	Bridge B ground / Isense	Connect to current sense resistor for bridge B
AOUT1	5	8	0	Bridge A output 1	Connect to motor winding A
AOUT2	7	10	0	Bridge A output 2	Connect to motor winding A
BOUT1	10	13	0	Bridge B output 1	Connect to motor winding P
BOUT2	8	11	0	Bridge B output 2	Connect to motor winding B

(1) Directions: I = input, O = output, OZ = tri-state output, OD = open-drain output, IO = input/output



www.ti.com



www.ti.com

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) (1) (2)

		VALUE	UNIT
VMx	Power supply voltage range	-0.3 to 47	V
	Digital pin voltage range	–0.5 to 7	V
VREF	Input voltage	-0.3 to 4	V
	ISENSEx pin voltage	-0.3 to 0.8	V
	Peak motor drive output current, t < 1 µS	Internally limited	А
	Continuous motor drive output current <sup>(3)</sup>	1.6	А
	Continuous total power dissipation	See Dissipation Ratin	gs table
TJ	Operating virtual junction temperature range	-40 to 150	°C
T <sub>A</sub>	Operating ambient temperature range	-40 to 85	°C
T <sub>stg</sub>	Storage temperature range	-60 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Power dissipation and thermal limits must be observed.

# THERMAL INFORMATION

		DRV		
	THERMAL METRIC <sup>(1)</sup>	PWP	RHD	UNITS
		28 PINS	PWP RHD	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	38.9	35.8	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	23.3	25.1	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	21.2	8.2	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(5)</sup>	0.8	0.3	-C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	20.9	8.2	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	2.6	1.1	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, a specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

# **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>M</sub>	Motor power supply voltage range <sup>(1)</sup>	8.2	45	V
V <sub>REF</sub>	VREF input voltage <sup>(2)</sup>	1	3.5	V
I <sub>V3P3</sub>	V3P3OUT load current		1	mA

(1) All  $V_M$  pins must be connected to the same supply voltage.

(2) Operational at VREF between 0 V and 1 V, but accuracy is degraded.



www.ti.com

# **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER S	SUPPLIES					
I <sub>VM</sub>	VM operating supply current	$V_{\rm M} = 24 \text{ V}, \text{ f}_{\rm PWM} < 50 \text{ kHz}$		5	8	mA
I <sub>VMQ</sub>	VM sleep mode supply current	V <sub>M</sub> = 24 V		10	20	μA
V <sub>UVLO</sub>	VM undervoltage lockout voltage	V <sub>M</sub> rising		7.8	8.2	V
	REGULATOR					
		IOUT = 0 to 1 mA, $V_M$ = 24 V, $T_J$ = 25°C	3.18	3.30	3.42	
V <sub>3P3</sub>	V3P3OUT voltage	IOUT = 0 to 1 mA	3.10	3.30	3.50	V
LOGIC-LE	EVEL INPUTS	· · · · ·				
V <sub>IL</sub>	Input low voltage			0.6	0.7	V
V <sub>IH</sub>	Input high voltage		2		5.25	V
V <sub>HYS</sub>	Input hysteresis			0.45		V
IIL	Input low current	VIN = 0	-20		20	μA
IIH	Input high current	VIN = 3.3 V			100	μA
	OUTPUT (OPEN-DRAIN OUTPUT)					
V <sub>OL</sub>	Output low voltage	I <sub>O</sub> = 5 mA			0.5	V
	Output high leakage current	V <sub>O</sub> = 3.3 V			1	μA
DECAY IN						
V <sub>IL</sub>	Input low threshold voltage	For slow decay mode	0		0.8	V
VIH	Input high threshold voltage	For fast decay mode	2			V
I <sub>IN</sub>	Input current				±40	μA
H-BRIDGI						
		V <sub>M</sub> = 24 V, I <sub>O</sub> = 1 A, T <sub>J</sub> = 25°C		0.63		
R <sub>DS(ON)</sub>	HS FET on resistance	$V_{\rm M} = 24 \text{ V}, I_{\rm O} = 1 \text{ A}, T_{\rm J} = 85^{\circ}\text{C}$		0.76	0.90	Ω
		$V_{\rm M} = 24 \text{ V}, I_{\rm O} = 1 \text{ A}, T_{\rm J} = 25^{\circ}\text{C}$		0.65		
R <sub>DS(ON)</sub>	LS FET on resistance	$V_{\rm M} = 24 \text{ V}, I_{\rm O} = 1 \text{ A}, T_{\rm J} = 85^{\circ}\text{C}$		0.78	0.90	Ω
I <sub>OFF</sub>	Off-state leakage current	WI , G , J	-20		20	μA
MOTOR D	-	↓↓				ľ
f <sub>PWM</sub>	Internal PWM frequency			50		kHz
t <sub>BLANK</sub>	Current sense blanking time			3.75		μs
t <sub>R</sub>	Rise time	V <sub>M</sub> = 24 V	100		360	ns
t <sub>F</sub>	Fall time	$V_{\rm M} = 24$ V	80		250	ns
t <sub>DEAD</sub>	Dead time			400	_00	ns
t <sub>DEG</sub>	Input deglitch time		1.3	100	2.9	μs
		1			2.0	٣٩
I <sub>OCP</sub>	Overcurrent protection trip level		1.8		5	А
t <sub>TSD</sub>	Thermal shutdown temperature	Die temperature	150	160	180	°C
	T CONTROL		100	100	100	U
	xVREF input current	xVREF = 3.3 V	-3		3	μA
I <sub>REF</sub>			635	660	685	μн
V	VISENSE trip voltage	xVREF = 3.3 V, 100% current setting				m\/
V <sub>TRIP</sub>	xISENSE trip voltage	xVREF = 3.3 V, 71% current setting	445	469	492	mV
٨		xVREF = 3.3 V, 38% current setting	225	251	276	1111
AISENSE	Current sense amplifier gain	Reference only		5		V/V



SLVS997F-OCTOBER 2009-REVISED AUGUST 2013

## **FUNCTIONAL DESCRIPTION**

#### **PWM Motor Drivers**

The DRV8812 contains two H-bridge motor drivers with current-control PWM circuitry. A block diagram of the motor control circuitry is shown in Figure 1. A bipolar stepper motor is shown, but the drivers can also drive two separate DC motors.




Figure 1. Motor Control Circuitry

Note that there are multiple VM motor power supply pins. All VM pins must be connected together to the motor supply voltage.

**Bridge Control** 

**Current Regulation** 

chopping. When an H-bridge is

(1)

chopping. When an H-bridge is enabled, current rises through the winding at a rate dependent on the DC voltage
and inductance of the winding. Once the current hits the current chopping threshold, the bridge disables the
current until the beginning of the next PWM cycle.
For stepping motors, current regulation is normally used at all times, and can changing the current can be used

The current through the motor windings is regulated by a fixed-frequency PWM current regulation, or current

The xPHASE input pins control the direction of current flow through each H-bridge. The xENBL input pins enable

Table 2. H-Bridge Logic

xOUT1

Ζ

н

L

xOUT2

Ζ

L

н

**xENBL xPHASE** 0 Х

1

0

For stepping motors, current reg nging the current can be used to microstep the motor. For DC motors, current regulation is used to limit the start-up and stall current of the motor.

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the xVREF pins, and is scaled by a 2-bit DAC that allows current settings of 100%, 71%, 38% of full-scale, plus zero.

The full-scale (100%) chopping current is calculated in Equation 1.

the H-bridge outputs when active high. Table 2 shows the logic.

1

1

$$I_{CHOP} = \frac{V_{REFX}}{5 \cdot R_{ISENSE}}$$

Example:

If a  $0.5-\Omega$  sense resistor is used and the VREFx pin is 3.3 V, the full-scale (100%) chopping current will be  $3.3 \text{ V} / (5 \times 0.5 \Omega) = 1.32 \text{ A}.$ 

Two input pins per H-bridge (xl1 and xl0) are used to scale the current in each bridge as a percentage of the fullscale current set by the VREF input pin and sense resistance. The function of the pins is shown in Table 3.

xl1	×I0	RELATIVE CURRENT (% FULL-SCALE CHOPPING CURRENT)
1	1	0% (Bridge disabled)
1	0	38%
0	1	71%
0	0	100%

Note that when both xI bits are 1, the H-bridge is disabled and no current flows.

Example:

If a  $0.5-\Omega$  sense resistor is used and the VREF pin is 3.3 V, the chopping current will be 1.32 A at the 100% setting (xI1, xI0 = 00). At the 71% setting (xI1, xI0 = 01) the current will be 1.32 A x 0.71 = 0.937 A, and at the 38% setting (xI1, xI0 = 10) the current will be  $1.32 \text{ A} \times 0.38 = 0.502 \text{ A}$ . If (xI1, xI0 = 11) the bridge will be disabled and no current will flow.

**ISTRUMENTS** 

FXAS

dependent on the DC voltage



#### **Decay Mode**

www.ti.com

During PWM current chopping, the H-bridge is enabled to drive current through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 2 as case 1. The current flow direction shown indicates the state when the xENBL pin is high.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast decay mode is shown in Figure 2 as case 2.

In slow decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 2 as case 3.




Figure 2. Decay Mode

The DRV8812 supports fast decay, slow decay and a mixed decay mode. Slow, fast, or mixed decay mode is selected by the state of the DECAY pin - logic low selects slow decay, open selects mixed decay operation, and logic high sets fast decay mode. Note that the DECAY pin sets the decay mode for both H-bridges.

Mixed decay mode begins as fast decay, but at a fixed period of time (75% of the PWM cycle) switches to slow decay mode for the remainder of the fixed PWM period.

#### Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at  $3.75 \ \mu$ s. Note that the blanking time also sets the minimum on time of the PWM.

## nRESET and nSLEEP Operation

The nRESET pin, when driven active low, resets the internal logic. It also disables the H-bridge drivers. All inputs are ignored while nRESET is active.

# DRV8812

SLVS997F-OCTOBER 2009-REVISED AUGUST 2013



www.ti.com

Driving nSLEEP low will put the device into a low power sleep state. In this state, the H-bridges are disabled, the gate drive charge pump is stopped, the V3P3OUT regulator is disabled, and all internal clocks are stopped. In this state all inputs are ignored until nSLEEP returns inactive high. When returning from sleep mode, some time (approximately 1 ms) needs to pass before the motor driver becomes fully operational.

## **Protection Circuits**

The DRV8812 is fully protected against undervoltage, overcurrent and overtemperature events.

#### **Overcurrent Protection (OCP)**

An analog current limit circuit on each FET limits the current through the FET by removing the gate drive. If this analog current limit persists for longer than the OCP time, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. The device will remain disabled until either nRESET pin is applied, or VM is removed and re-applied.

Overcurrent conditions on both high and low side devices; i.e., a short to ground, supply, or across the motor winding will all result in an overcurrent shutdown. Note that overcurrent protection does not use the current sense circuitry used for PWM current control, and is independent of the I<sub>SENSE</sub> resistor value or VREF voltage.

#### Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all FETs in the H-bridge will be disabled and the nFAULT pin will be driven low. Once the die temperature has fallen to a safe level operation will automatically resume.

#### Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled and internal logic will be reset. Operation will resume when  $V_M$  rises above the UVLO threshold.



# THERMAL INFORMATION

#### Thermal Protection

The DRV8812 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter TSD is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

#### **Power Dissipation**

Power dissipation in the DRV8812 is dominated by the power dissipated in the output FET resistance, or  $R_{DS(ON)}$ . Average power dissipation when running a stepper motor can be roughly estimated by Equation 2.

$$P_{TOT} = 4 \cdot R_{DS(ON)} \cdot (I_{OUT(RMS)})^2$$

(2)

where  $P_{TOT}$  is the total power dissipation,  $R_{DS(ON)}$  is the resistance of each FET, and  $I_{OUT(RMS)}$  is the RMS output current being applied to each winding.  $I_{OUT(RMS)}$  is equal to the approximately 0.7x the full-scale output current setting. The factor of 4 comes from the fact that there are two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side).

The maximum amount of power that can be dissipated in the device is dependent on ambient temperature and heatsinking.

Note that  $R_{DS(ON)}$  increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

#### Heatsinking

The PowerPAD<sup>™</sup> package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, " PowerPAD<sup>™</sup> Thermally Enhanced Package" and TI application brief SLMA004, " PowerPAD<sup>™</sup> Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated.



12-Jun-2015

# PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DRV8812PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8812	Samples
DRV8812PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV8812	Samples
DRV8812RHDR	ACTIVE	VQFN	RHD	28	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8812	Samples
DRV8812RHDT	ACTIVE	VQFN	RHD	28	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DRV8812	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



12-Jun-2015

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All d	imensions are nominal												
	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	DRV8812PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
	DRV8812RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
	DRV8812RHDT	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

18-Aug-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV8812PWPR	HTSSOP	PWP	28	2000	367.0	367.0	38.0
DRV8812RHDR	VQFN	RHD	28	3000	367.0	367.0	35.0
DRV8812RHDT	VQFN	RHD	28	250	210.0	185.0	35.0

PWP (R-PDSO-G28)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.






#### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



A. An integral differsions are in minimeters A. Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

A.


B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# **MECHANICAL DATA**



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.






### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters





PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated