SURFACE MOUNT SILICON **DUAL N-CHANNEL ENHANCEMENT-MODE MOSFETS**



* Device is *Halogen Free* by design

Semiconductor Corp

www.centralsemi.com

DESCRIPTION:

These CENTRAL SEMICONDUCTOR devices are dual N-Channel enhancement-mode MOSFETs, manufactured by the N-Channel DMOS Process, designed for high speed pulsed amplifier and driver applications. The CMLDM7002A utilizes the USA pinout configuration, while the CMLDM7002AJ utilizes the Japanese pinout configuration. These devices offer low rDS (ON) and low VDS(ON).

MARKING CODES: CMLDM7002A: L02 CMLDM7002AG*: C2G

CMLDM7002AJ: 02J

MAXIMUM RATINGS: (T _A =25°C)	SYMBOL		UNITS
Drain-Source Voltage	V_{DS}	60	V
Drain-Gate Voltage	V_{DG}	60	V
Gate-Source Voltage	V_{GS}	40	V
Continuous Drain Current	ID	280	mA
Continuous Source Current (Body Diode)	I_{S}	280	mA
Maximum Pulsed Drain Current	I _{DM}	1.5	Α
Maximum Pulsed Source Current	I _{SM}	1.5	Α
Power Dissipation (Note 1)	P_{D}	350	mW
Power Dissipation (Note 2)	P_{D}	300	mW
Power Dissipation (Note 3)	P_{D}	150	mW
Operating and Storage Junction Temperature	T _J , T _{stg}	-65 to +150	°C
Thermal Resistance	Θ_{JA}	357	°C/W

ELECTRICAL CHARACTERISTICS PER TRANSISTOR:	(T _A =25°C unless otherwise noted)
---	---

SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
I _{GSSF} , I _{GSSR}	V_{GS} =20V, V_{DS} =0		100	nA
IDSS	V_{DS} =60V, V_{GS} =0		1.0	μΑ
IDSS	V_{DS} =60V, V_{GS} =0, T_J =125°C		500	μΑ
I _{D(ON)}	V_{GS} =10V, V_{DS} =10V	500		mA
BV _{DSS}	V_{GS} =0, I_D =10 μ A	60		V
V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.0	2.5	V
V _{DS(ON)}	V_{GS} =10V, I_D =500mA		1.0	V
V _{DS} (ON)	V_{GS} =5.0V, I_D =50mA		0.15	V
V _{SD}	V _{GS} =0, I _S =400mA		1.2	V
rDS(ON)	V_{GS} =10V, I_D =500mA		2.0	Ω
rDS(ON)	V_{GS} =10V, I_D =500mA, T_J =125°C		3.5	Ω
rDS(ON)	V_{GS} =5.0V, I_D =50mA		3.0	Ω
rDS(ON)	V_{GS} =5.0V, I_D =50mA, T_J =125°C		5.0	Ω
9FS	V _{DS} =10V, I _D =200mA	80		mS

Notes: (1) Ceramic or aluminum core PC Board with copper mounting pad area of 4.0mm²

⁽²⁾ FR-4 Epoxy PC Board with copper mounting pad area of 4.0mm²
(3) FR-4 Epoxy PC Board with copper mounting pad area of 1.4mm²


SURFACE MOUNT SILICON DUAL N-CHANNEL ENHANCEMENT-MODE MOSFETS




ELECTRICAL CHARACTERISTICS PER TRANSISTOR - Continued: (Τ_Δ=25°C unless otherwise noted)

SYMBOL	TEST CONDITIONS	TYP	MAX	UNITS
C _{rss}	V_{DS} =25V, V_{GS} =0, f=1.0MHz		5.0	pF
C _{iss}	V_{DS} =25V, V_{GS} =0, f=1.0MHz		50	pF
C _{oss}	V_{DS} =25V, V_{GS} =0, f=1.0MHz		25	pF
$Q_{g(tot)}$	V_{DS} =30V, V_{GS} =4.5V, I_{D} =100mA	0.592		nC
Qgs	V_{DS} =30V, V_{GS} =4.5V, I_{D} =100mA	0.196		nC
Q_{gd}	V_{DS} =30V, V_{GS} =4.5V, I_{D} =100mA	0.148		nC
t _{on} , t _{off}	V_{DD} =30V, V_{GS} =10V, I_{D} =200mA			
	$R_G=25\Omega$, $R_I=150\Omega$		20	ns

SOT-563 CASE - MECHANICAL OUTLINE





SYMBOL MIN MAX MIN MAX A 0.0027 0.007 0.07 0.18 B 0.008 0.20 C 0.017 0.024 0.45 0.60 D 0.059 0.067 1.50 1.70
A 0.0027 0.007 0.07 0.18 B 0.008 0.20 C 0.017 0.024 0.45 0.60
B 0.008 0.20 C 0.017 0.024 0.45 0.60
C 0.017 0.024 0.45 0.60
0 0.011 0.021 0.10 0.00
D 0.059 0.067 1.50 1.70
B 0.009 0.007 1.50 1.70
E 0.020 0.50
F 0.059 0.067 1.50 1.70
G 0.043 0.051 1.10 1.30
H 0.006 0.012 0.15 0.30

SOT-563 (REV: R2)

PIN CONFIGURATIONS


CMLDM7002A (USA Pinout) CMLDM7002AG*

Q1 D S D Q2 D Q2

LEAD CODE:

- 1) Gate Q1
- 2) Source Q1
- 3) Drain Q2
- 4) Gate Q2
- 5) Source Q2 6) Drain Q1
- ,

MARKING CODES: CMLDM7002A: L02 CMLDM7002AG*: C2G CMLDM7002AJ (Japanese Pinout)



LEAD CODE:

- 1) Source Q1
- 2) Gate Q1
- 3) Drain Q2
- 4) Source Q2
- 5) Gate Q2
- 6) Drain Q1


MARKING CODE: 02J


 $[\]ensuremath{^{\star}}$ Device is Halogen Free by design


SURFACE MOUNT SILICON DUAL N-CHANNEL ENHANCEMENT-MODE MOSFETS





TYPICAL ELECTRICAL CHARACTERISTICS











SURFACE MOUNT SILICON DUAL N-CHANNEL ENHANCEMENT-MODE MOSFETS



SERVICES

- · Bonded Inventory
- · Custom Electrical Screening
- Custom Electrical Characteristic Curves
- SPICE Models
- Custom Packaging
- Package Base Options
- Custom Device Development/Multi Discrete Modules (MDM™)
- · Bare Die Available for Hybrid Applications

LIMITATIONS AND DAMAGES DISCLAIMER: In no event shall Central be liable for any collateral, indirect, punitive, incidental, consequential, or exemplary damages in connection with or arising out of a purchase order or contract or the use of products provided hereunder, regardless of whether Central has been advised of the possibility of such damages. Excluded damages shall include, but not be restricted to: cost of removal or reinstallation, rework, ancillary costs to the procurement of substitute products, loss of profits, loss of savings, loss of use, loss of data, or business interruption. No claim, suit, or action shall be brought against Central more than two (2) years after the related cause of action has occurred.

In no event shall Central's aggregate liability from any warranty, indemnity, or other obligation arising out of or in connection with a purchase order or contract, or any use of any Central product provided hereunder, exceed the total amount paid to Central for the specific products sold under a purchase order or contract with respect to which losses or damages are claimed. The existence of more than one (1) claim against the specific products sold to Buyer under a purchase order or contract shall not enlarge or extend this limit.

Buyer understands and agrees that the foregoing liability limitations are essential elements of a purchase order or contract and that in the absence of such limitations, the material and economic terms of the purchase order or contract would be substantially different.