

# ANALOG SPI Interface, 1 Ω K<sub>ON</sub>, ±5 V, 12 V, 5 V, DEVICES 3.3 V, Mux Configurable, Quad SPST Switch

**ADGS1612 Data Sheet** 

#### **FEATURES**

SPI interface with error detection

Includes CRC, invalid read/write address, and SCLK count error detection

Supports burst mode and daisy-chain mode Industry-standard SPI Mode 0 and SPI Mode 3 interface compatible

Guaranteed break-before-make switching allowing external wiring of switches to deliver multiplexer configurations

1 Ω typical on resistance at 25°C

 $0.23 \Omega$  typical on resistance flatness at 25°C

Vss to VDD analog signal range

Fully specified at ±5 V, 12 V, 5 V, and 3.3 V

±3.3 V to ±8 V dual-supply operation

3.3 V to 16 V single-supply operation

1.8 V logic compatibility with 2.7 V  $\leq$  V<sub>L</sub>  $\leq$  3.3 V

4 mm × 4 mm, 24-lead LFCSP package

#### **APPLICATIONS**

**Communication systems Medical systems** Audio and video signal routing **Automatic test equipment Data acquisition systems Battery-powered systems** Sample-and-hold systems **Relay replacements** 

#### **GENERAL DESCRIPTION**

The ADGS1612 contains four independent single-pole/singlethrow (SPST) switches. A serial peripheral interface (SPI) controls the switches. The SPI interface has robust error detection features, including cyclic redundancy check (CRC) error detection, invalid read/write address detection, and serial clock (SCLK) count error detection.


It is possible to daisy-chain multiple ADGS1612 devices together. Daisy-chaining enables the configuration of multiple devices with a minimal amount of digital lines. The ADGS1612 can also operate in burst mode to decrease the time between SPI commands.

Each switch conducts equally well in both directions when on, and each switch has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked.

The ultralow on resistance (Ron) of these switches make them ideal solutions for data acquisition and gain switching applications where low  $R_{\mbox{\scriptsize ON}}$  and low distortion are critical. The R<sub>ON</sub> profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio

**Document Feedback** Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

#### FUNCTIONAL BLOCK DIAGRAM



signals. The ADGS1612 exhibits break-before-make switching action for use in multiplexer applications. Note that throughout this data sheet, the multifunction pin, RESET/V<sub>L</sub>, is referred to either by the entire pin name or by a single function of the pin, for example, V<sub>L</sub>, when only that function is relevant.

## **PRODUCT HIGHLIGHTS**

- The SPI interface removes the need for parallel conversion and logic traces and reduces general-purpose input/output (GPIO) channel count.
- Daisy-chain mode removes additional logic traces when multiple devices are used.
- CRC, invalid read/write address, and SCLK count error detection ensure a robust digital interface.
- 4. CRC error detection capabilities allow the use of the ADGS1612 in safety critical systems.
- Guaranteed break-before-make switching allows the use of the ADGS1612 in multiplexer configurations with external
- Minimum distortion.

# **TABLE OF CONTENTS**

Features 1
Applications1
Functional Block Diagram1
General Description1
Product Highlights1
Revision History2
Specifications3
±5 V Dual Supply3
12 V Single Supply5
5 V Single Supply
3.3 V Single Supply9
Continuous Current per Channel, Sx or Dx11
Timing Characteristics
Absolute Maximum Ratings
Thermal Resistance
ESD Caution
Pin Configuration and Function Descriptions14
Typical Performance Characteristics
Test Circuits
Terminology21
Theory of Operation22

Address Mode
Error Detection Features
Clearing the Error Flags Register
Burst Mode23
Software Reset
Daisy-Chain Mode23
Power-On Reset
Applications Information
Break-Before-Make Switching25
Digital Input Buffers
Power Supply Rails
Register Summary
Register Details
Switch Data Register
Error Configuration Register
Error Flags Register
Burst Enable Register
Software Reset Register
Outline Dimensions
Ordering Guide

## **REVISION HISTORY**

1/2018—Revision 0: Initial Version

# SPECIFICATIONS ±5 V DUAL SUPPLY

Positive supply  $(V_{DD}) = 5 \text{ V} \pm 10\%$ , negative supply  $(V_{SS}) = -5 \text{ V} \pm 10\%$ , digital supply  $(V_L) = 2.7 \text{ V}$  to 5.5 V, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH	1				
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	1			Ωtyp	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA;}$
					see Figure 29
	1.2	1.4	1.6	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance Match Between	0.04			Ω typ	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
Channels, $\Delta R_{ON}$					
	0.08	0.09	0.1	Ω max	
On Resistance Flatness, R <sub>FLAT (ON)</sub>	0.23			Ω typ	$V_S = \pm 4.5 \text{ V, } I_S = -10 \text{ mA}$
	0.28	0.32	0.37	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, I <sub>s</sub> (Off)	±0.1			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 32}$
	±0.3	±1.0	±6.0	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 32}$
	±0.3	±1.0	±6.0	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.2			nA typ	$V_S = V_D = \pm 4.5 \text{ V}$ ; see Figure 28
	±0.4	±1.5	±10.0	nA max	
DIGITAL OUTPUT					
Output Voltage					
Low, V <sub>OL</sub>			0.4	V max	I <sub>SINK</sub> = 5 mA
			0.2	V max	I <sub>SINK</sub> = 1 mA
Output Current, Low (IoL) or High (IOH)	0.001			μA typ	V <sub>OUT</sub> = V <sub>GND</sub> or V <sub>L</sub>
1 , , , , , ,			±0.1	μA max	
Digital Output Capacitance, C <sub>OUT</sub>	4			pF typ	
DIGITAL INPUTS				1 71	
Input Voltage					
High, V <sub>INH</sub>			2	V min	$3.3  \text{V} < \text{V}_{\text{L}} \le 5.5  \text{V}$
			1.35	V min	$2.7 \text{ V} \le \text{V}_{L} \le 3.3 \text{ V}$
Low, V <sub>INL</sub>			0.8	V max	$3.3 \text{ V} < \text{V}_{L} \le 5.5 \text{ V}$
LOVY VINL			0.8	V max	$2.7 \text{ V} \le \text{V}_1 \le 3.3 \text{ V}$
Input Current, Low (I <sub>INL</sub> ) or High (I <sub>INH</sub> )	0.001		0.0	μΑ typ	$V_{IN} = V_{GND}$ or $V_L$
input current, Low (inc) of riight (inh)	0.001		±0.1	μA max	VIN — VGND OI VE
Digital Input Capacitance, C <sub>IN</sub>	4		±0.1	pF typ	
DYNAMIC CHARACTERISTICS	7			рг тур	
On Time, ton	385			nc typ	$R_L = 300 \Omega, C_L = 35  pF$
On Time, ton		105	105	ns typ	-
OffTime +	480 250	485	485	ns max	$V_S = 2.5 \text{ V}$ ; see Figure 36
Off Time, t <sub>OFF</sub>	305	225	360	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
Brook Boforo Make Time Delay		335	360	ns max	$V_s = 2.5 \text{ V}$ ; see Figure 36
Break-Before-Make Time Delay, t <sub>D</sub>	175		115	ns typ	$R_L = 300 \Omega, C_L = 35 \text{pF}$
Channel Inication C	120		115	ns min	$V_{51} = V_{52} = 2.5 \text{ V}$ , see Figure 35
Charge Injection, Q <sub>INJ</sub>	120			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 37
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 31
Channel to Channel Crosstalk	-93			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Total Harmonic Distortion Plus Noise, THD + N	0.007			% typ	$R_L$ = 110 Ω, 5 V p-p, f = 20 Hz to 20 kHz; see Figure 33
–3 dB Bandwidth	34			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 34
Insertion Loss	-0.08			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 34
Off Switch Source Capacitance, $C_S$ (Off)	63			pF typ	$V_S = 0 V, f = 1 MHz$
Off Switch Drain Capacitance, C <sub>D</sub> (Off)	63			pF typ	$V_S = 0 V, f = 1 MHz$
On Switch Capacitance, $C_D$ (On), $C_S$ (On)	154			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Positive Supply Current, IDD	0.01			μA typ	All switches open
			1	μA max	
	0.01			μA typ	All switches closed, $V_L = 5.5 \text{ V}$
			1	μA max	
	130			μA typ	All switches closed, $V_L = 2.7 \text{ V}$
			220	μA max	
Digital Supply Current, I∟					
Inactive	6.3			μA typ	Digital inputs = $0 \text{ V or V}_{L}$
			8.0	μA max	
Inactive, SCLK = 1 MHz	14			μA typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L, V_L = 5 \text{ V}$
	7			μA typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L, V_L = 3 \text{ V}$
SCLK = 50 MHz	390			μA typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L, V_L = 5 \text{ V}$
	210			μA typ	$\overline{CS} = V_L$ and SDI = 0 V or $V_L$ , $V_L = 3$ V
Inactive, SDI = 1 MHz	15			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L = 5$ V
	7.5			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L$ = 3 V
SDI = 25 MHz	230			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L$ = 5 V
	120			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L$ = 3 V
Active at 50 MHz	1.8			mA typ	Digital inputs toggle between 0 V and $V_L$ , $V_L = 5.5 \text{ V}$
			2.1	mA max	
	0.7			mA typ	Digital inputs toggle between 0 V and $V_L$ , $V_L = 2.7 \text{ V}$
			1.0	mA max	
Negative Supply Current, Iss	0.01			μA typ	Digital inputs = 0 V or V <sub>L</sub>
			1	μA max	
$V_{DD}/V_{SS}$			±3.3	V min	GND = 0 V
			±8	V max	GND = 0 V

## **12 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V,  $V_{\text{L}}$  = 2.7 V to 5.5 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, Ron	0.95			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA;}$ see Figure 29
	1.1	1.25	1.45	Ω max	$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels, $\Delta R_{\text{ON}}$	0.03			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	0.06	0.07	0.08	Ω max	
On Resistance Flatness, RFLAT (ON)	0.2			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	0.23	0.27	0.32	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 32
	±0.3	±1.0	±6.0	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 32
	±0.3	±1.0	±6.0	nA max	
Channel On Leakage, ID (On), IS (On)	±0.2			nA typ	$V_S = V_D = 1 \text{ V}/10 \text{ V}$ ; see Figure 28
3., - ( · , , -	±0.4	±1.5	±10.0	nA max	
DIGITAL OUTPUT					
Output Voltage					
Low, V <sub>OL</sub>			0.4	V max	I <sub>SINK</sub> = 5 mA
2011, 102			0.2	V max	I <sub>SINK</sub> = 1 mA
Output Current, Low (IoL) or High (IoH)	0.001		0.2	μA typ	Vout = V <sub>GND</sub> or V <sub>L</sub>
catput carrent, 2011 (tol.)	0.001		±0.1	μA max	VOOT VAND OF VE
Digital Output Capacitance, Cουτ	4		±0.1	pF typ	
DIGITAL INPUTS	† •			P. 17P	
Input Voltage					
High, V <sub>INH</sub>			2	V min	3.3 V < V <sub>L</sub> ≤ 5.5 V
ingii, viin			1.35	V min	$2.7 \text{ V} \le \text{V}_{L} \le 3.3 \text{ V}$
Low, V <sub>INL</sub>			0.8	V max	3.3 V < V <sub>L</sub> ≤ 5.5 V
LOVV, VINL			0.8	V max	$2.7 \text{ V} \le \text{V}_{L} \le 3.3 \text{ V}$
Input Current, Low (I <sub>INL</sub> ) or High (I <sub>INH</sub> )	0.001		0.0	μA typ	$V_{IN} = V_{GND} \text{ or } V_L$
input current, Low (IINL) of Fright (IINH)	0.001		±0.1	μΑ typ μΑ max	VIN — VGND OI VL
Digital Input Capacitance, C <sub>IN</sub>	4		10.1	pF typ	
	1			рі тур	
DYNAMIC CHARACTERISTICS On Time, ton	365			nc typ	P 300 O. C 25 pE
On fille, ton	365	470	470	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
Off Time t	460	470	470	ns max	$V_S = 8 \text{ V}$ ; see Figure 36
Off Time, t <sub>OFF</sub>	190	260	200	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
Durali Dafana Malu Ting Dilai	235	260	280	ns max	$V_S = 8 \text{ V}$ ; see Figure 36
Break-Before-Make Time Delay, t <sub>□</sub>	200		140	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
Charge Injection, Q <sub>INJ</sub>	140		140	ns min pC typ	$V_{S1} = V_{S2} = 8 \text{ V}$ , see Figure 35 $V_{S} = 6 \text{ V}$ , $R_{S} = 0 \Omega$ , $C_{L} = 1 \text{ nF}$ ; see
Off Isolation	-65			dB typ	Figure 37 RL = $50 \Omega$ , CL = 5 pF, f = $100 \text{ kHz}$ ;
Channel to Channel Crosstalk	-93			dB typ	see Figure 31 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Total Harmonic Distortion Plus Noise, THD + N	0.012			% typ	$R_L = 110 \Omega$ , 5 V p-p, f = 20 Hz to 20 kHz; see Figure 33
–3 dB Bandwidth	34			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 34
Insertion Loss	-0.07			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 34
Off Switch Source Capacitance, C <sub>s</sub> (Off)	60			dB typ	$V_s = 6 V, f = 1 MHz$
Off Switch Drain Capacitance, C <sub>D</sub> (Off)	60			pF typ	$V_{S} = 6 V, f = 1 MHz$
On Switch Capacitance, $C_D$ (On), $C_S$ (On)	154			pF typ	$V_S = 6 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 12 \text{ V}$
Positive Supply Current, IDD	0.01			μA typ	All switches open
			1	μA max	
	320			μA typ	All switches closed, $V_L = 5.5 \text{ V}$
			480	μA max	
	320			μA typ	All switches closed, $V_L = 2.7 \text{ V}$
			480	μA max	
Digital Supply Current, I∟					
Inactive	6.3			μA typ	Digital inputs = 0 V or V <sub>L</sub>
			8.0	μA max	
Inactive, SCLK = 1 MHz	14			μA typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L,$ $V_L = 5 \text{ V}$
	7			μA typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L,$ $V_L = 3 \text{ V}$
SCLK = 50 MHz	390			µА typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L,$ $V_L = 5 \text{ V}$
	210			μA typ	$\overline{CS} = V_L$ and $SDI = 0 \text{ V or } V_L, V_L = 3 \text{ V}$
Inactive, SDI = 1 MHz	15			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L$ = 5 V
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	7.5			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or V <sub>L</sub> , V <sub>L</sub> = 3 V
SDI = 25 MHz	230			μΑ typ	$\overline{\text{CS}}$ and $\overline{\text{SCLK}} = 0  \text{V or V}_L,  V_L = 5  \text{V}$
55. 252	120			μΑ typ	$\overline{\text{CS}}$ and $\text{SCLK} = 0 \text{ V or } V_L, V_L = 3 \text{ V}$
Active at 50 MHz	1.8			mA typ	Digital inputs toggle between 0 V and $V_L$ , $V_L = 5.5$ V
			2.1	mA max	
	0.7			mA typ	Digital inputs toggle between 0 V and $V_L$ , $V_L = 2.7 \text{ V}$
			1.0	mA max	
$V_{DD}$			3.3	V min	$GND = 0 V$ , $V_{SS} = 0 V$
			16	V max	$GND = 0 \text{ V, V}_{SS} = 0 \text{ V}$

## **5 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 5 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V,  $V_{\text{L}}$  = 2.7 V to 5.5 V, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, Ron	1.7			Ωtyp	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA; see}$ Figure 29
	2.15	2.4	2.7	Ω max	$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance Match Between Channels, $\Delta R_{\text{ON}}$	0.05			Ωtyp	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA}$
	0.09	0.12	0.15	Ω max	
On Resistance Flatness, R <sub>FLAT (ON)</sub>	0.4			Ω typ	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA}$
	0.53	0.55	0.6	Ω max	
LEAKAGE CURRENTS					$V_{DD} = 5.5 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = 1 \text{ V or } 4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V};$ see Figure 32
	±0.3	±1.0	±6.0	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}; \text{ see}$ Figure 32
	±0.3	±1.0	±6.0	nA max	
Channel On Leakage, ID (On), Is (On)	±0.2			nA typ	$V_S = V_D = 1 \text{ V}/4.5 \text{ V}$ ; see Figure 28
•	±0.4	±1.5	±10.0	nA max	
DIGITAL OUTPUT					
Output Voltage					
Low, V <sub>OL</sub>			0.4	V max	I <sub>SINK</sub> = 5 mA
			0.2	V max	I <sub>SINK</sub> = 1 mA
Output Current, Low (IoL) or High (IoH)	0.001			μA typ	$V_{OUT} = V_{GND} \text{ or } V_L$
			±0.1	μA max	
Digital Output Capacitance, Cout	4			pF typ	
DIGITAL INPUTS				. , ,	
Input Voltage					
High, V <sub>INH</sub>			2	V min	3.3 V < V <sub>L</sub> ≤ 5.5 V
			1.35	V min	2.7 V ≤ V <sub>L</sub> ≤ 3.3 V
Low, V <sub>INL</sub>			0.8	V max	3.3 V < V <sub>L</sub> ≤ 5.5 V
,			0.8	V max	$2.7 \text{ V} \le \text{V}_{\text{L}} \le 3.3 \text{ V}$
Input Current, Low (I <sub>INL</sub> ) or High (I <sub>INH</sub> )	0.001			μA typ	$V_{IN} = V_{GND}$ or $V_L$
h			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	4			pF typ	
DYNAMIC CHARACTERISTICS				1 71	
On Time, ton	405			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
- · · · · · · · · · · · · · · · · · · ·	510	515	525	ns max	$V_s = 2.5 \text{ V}$ ; see Figure 36
Off Time, toff	290			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	365	410	455	Ns max	$V_s = 2.5 \text{ V}$ ; see Figure 36
Break-Before-Make Time Delay, t <sub>□</sub>	165		.55	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
2. can before make time belay, to			95	ns min	$V_{S1} = V_{S2} = 2.5 \text{ V, see Figure 35}$
Charge Injection, Q <sub>INJ</sub>	72		)3	pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 37
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 100 kHz$ ; see Figure 31
Channel to Channel Crosstalk	-93			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Total Harmonic Distortion Plus Noise, THD + N	0.093			% typ	$R_L = 110 \Omega$ , $f = 20 Hz$ to 20 kHz, $V_S = 3.5 V$ p-p; see Figure 33
-3 dB Bandwidth	38			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 34
Insertion Loss	-0.15			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 34
Off Switch Source Capacitance, C <sub>s</sub> (Off)	72			pF typ	$V_S = 2.5 \text{ V, } f = 1 \text{ MHz}$
Off Switch Drain Capacitance, C <sub>D</sub> (Off)	72			pF typ	$V_S = 2.5 V, f = 1 MHz$
On Switch Capacitance, $C_D$ (On), $C_S$ (On)	160			pF typ	$V_S = 2.5 \text{ V, f} = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 5.5 \text{ V}$
Positive Supply Current, IDD	0.01			μA typ	All switches open
			1	μA max	
	0.01			μA typ	All switches closed, $V_L = 5.5 \text{ V}$
			1	μA max	
	130			μA typ	All switches closed, $V_L = 2.7 \text{ V}$
			220	μA max	
Digital Supply Current, I∟					
Inactive	6.3			μA typ	Digital inputs = 0 V or V <sub>L</sub>
			8.0	μA max	_
Inactive, $SCLK = 1 MHz$	14			μA typ	$\overline{CS} = V_L$ and SDI = 0 V or $V_L$ ,
					V <sub>L</sub> = 5 V
	7			μA typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L,$ $V_L = 3 \text{ V}$
SCLK = 50 MHz	390			μA typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L,$ $V_L = 5 \text{ V}$
	210			µА typ	$\overline{CS} = V_L \text{ and SDI} = 0 \text{ V or } V_L,$ $V_L = 3 \text{ V}$
Inactive, SDI = 1 MHz	15			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L = 5 \text{ V}$
	7.5			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L$ = 3 V
SDI = 25 MHz	230			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or $V_L$ , $V_L$ = 5 V
	120			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or V <sub>L</sub> , V <sub>L</sub> = 3 V
Active at 50 MHz	1.8			mA typ	Digital inputs toggle between 0 V and $V_L$ , $V_L = 5.5 \text{ V}$
			2.1	mA max	
	0.7			mA typ	Digital inputs toggle between 0 V and $V_L$ , $V_L = 2.7 \text{ V}$
			1.0	mA max	
$V_{DD}$			3.3	V min	$GND = 0 V, V_{SS} = 0 V$
			16	V max	$GND = 0 V, V_{SS} = 0 V$

## **3.3 V SINGLE SUPPLY**

 $V_{\text{DD}}$  = 3.3 V,  $V_{\text{SS}}$  = 0 V,  $V_{\text{L}}$  = 2.7 V to 3.3 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, Ron	3.2	3.4	3.6	Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}, V_{DD} = 3.3 \text{ V}, V_{SS} = 0 \text{ V}; \text{ see Figure 29}$
On Resistance Match Between Channels, $\Delta R_{\text{ON}}$	0.06	0.07	0.08	Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
On Resistance Flatness, R <sub>FLAT(ON)</sub>	1.2	1.3	1.4	Ωtyp	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 3.3 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, I₅ (Off)	±0.1			nA typ	$V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see}$ Figure 32
	±0.3	±1.0	±6.0	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = 0.6 \text{ V/3 V}, V_D = 3 \text{ V/0.6 V}; \text{ see}$ Figure 32
	±0.3	±1.0	±6.0	nA max	
Channel On Leakage, I <sub>D</sub> (On), I <sub>S</sub> (On)	±0.2				$V_S = V_D = 0.6 \text{ V/3 V}$ ; see Figure 28
	±0.4	±1.5	±10.0	V max	
DIGITAL OUTPUT					
Output Voltage					
Low, V <sub>OL</sub>			0.4	V max	I <sub>SINK</sub> = 5 mA
			0.2	V max	I <sub>SINK</sub> = 1 mA
Output Current, Low (IoL) or High (IoH)	0.001			μA typ	$V_{OUT} = V_{GND} \text{ or } V_L$
			±0.1	μA max	
Digital Output Capacitance, Cout	4			pF typ	
DIGITAL INPUTS					
Input Voltage					
High, V <sub>INH</sub>			1.35	V min	
Low, V <sub>INL</sub>			0.8	V max	
Input Current, Low ( $I_{INL}$ ) or High ( $I_{INH}$ )	0.001			μA typ	$V_{IN} = V_{GND} \text{ or } V_L$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	4			pF typ	
DYNAMIC CHARACTERISTICS					
On Time, ton	545			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	720	730	735	ns max	V <sub>s</sub> = 1.5 V; see Figure 36
Off Time, t <sub>OFF</sub>	470			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	630	695	760	ns max	$V_s = 1.5 V$ ; see Figure 36
Break-Before-Make Time Delay, t <sub>D</sub>	155			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			50	ns min	$V_{S1} = V_{S2} = 1.5 \text{ V, see Figure 35}$
Charge Injection, Q <sub>INJ</sub>	50			pC typ	$V_S = 1.5 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 37
Off Isolation	-65			dB typ	$C_L = 5 \text{ pF, f} = 100 \text{ kHz; see Figure 31}$
Channel to Channel Crosstalk	-93			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30
Total Harmonic Distortion Plus Noise, THD $+$ N	0.18			% typ	$R_L = 110 \Omega$ , $f = 20 Hz$ to 20 kHz, $V_S = 2 V p-p$ ; see Figure 33
–3 dB Bandwidth	50			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 34
Insertion Loss	-0.27			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 34
Off Switch Source Capacitance, Cs (Off)	76			pF typ	$V_S = 1.5 \text{ V, } f = 1 \text{ MHz}$
Off Switch Drain Capacitance, $C_D$ (Off)	76			pF typ	$V_S = 1.5 V, f = 1 MHz$
On Switch Capacitance, CD (On), Cs (On)	160			pF typ	$V_S = 1.5 V, f = 1 MHz$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = 3.3 \text{ V}$
Positive Supply Current, IDD	0.01			μA typ	All switches open
			1	μA max	
	0.01			μA typ	All switches closed, $V_L = 3.3 \text{ V}$
			1	μA max	
Digital Supply Current, I∟					
Inactive	3.2			μA typ	Digital inputs = $0 \text{ V or V}_L$
			4.8	μA max	
Inactive, SCLK = 1 MHz	7			μA typ	$\overline{CS} = V_L$ and $SDI = 0  V$ or $V_L$ ,
					$V_L = 3 V$
SCLK = 50 MHz	210			μA typ	$\overline{CS} = V_L$ and $SDI = 0V$ or $V_L$ ,
					$V_L = 3 V$
Inactive, $SDI = 1 MHz$	7.5			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or V <sub>L</sub> , V <sub>L</sub> = 3 V
SDI = 25 MHz	120			μA typ	$\overline{\text{CS}}$ and SCLK = 0 V or V <sub>L</sub> , V <sub>L</sub> = 3 V
Active at 50 MHz	0.7			mA typ	Digital inputs toggle between 0 V
					and $V_L$ , $V_L = 2.7 V$
			1.0	mA max	
$V_{DD}$			3.3	V min	$GND = 0 V, V_{SS} = 0 V$
			16	V max	$GND = 0 V, V_{SS} = 0 V$

## **CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx**

**Table 5. Four Channels On** 

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V} (\theta_{JA} = 60^{\circ}\text{C/W})$	315	194	106	mA max
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V} (\theta_{JA} = 60^{\circ}\text{C/W})$	330	200	108	mA max
$V_{DD} = 5 \text{ V, } V_{SS} = 0 \text{ V } (\theta_{JA} = 60^{\circ}\text{C/W})$	249	161	96	mA max
$V_{DD} = 3.3 \text{ V, } V_{SS} = 0 \text{ V } (\theta_{JA} = 60^{\circ}\text{C/W})$	203	137	87	mA max

## Table 6. One Channel On

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V} (\theta_{JA} = 60^{\circ}\text{C/W})$	566	292	126	mA max
$V_{DD} = 12 \text{ V}, V_{SS} = 0 \text{ V} (\theta_{JA} = 60^{\circ}\text{C/W})$	591	301	127	mA max
$V_{DD} = 5 \text{ V, } V_{SS} = 0 \text{ V } (\theta_{JA} = 60^{\circ}\text{C/W})$	450	251	120	mA max
$V_{DD} = 3.3 \text{ V}, V_{SS} = 0 \text{ V} (\theta_{JA} = 60^{\circ}\text{C/W})$	366	218	113	mA max

## **TIMING CHARACTERISTICS**

 $V_{\text{L}}$  = 2.7 V to 5.5 V; GND = 0 V; all specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}},$  unless otherwise noted.

Table 7.

Parameter	Limit at T <sub>MIN</sub> , T <sub>MAX</sub>	Unit	Description
t <sub>1</sub>	20	ns min	SCLK period
$t_2$	8	ns min	SCLK high pulse width
$t_3$	8	ns min	SCLK low pulse width
t <sub>4</sub>	10	ns min	CS falling edge to SCLK rising edge
<b>t</b> <sub>5</sub>	6	ns min	Data setup time
t <sub>6</sub>	8	ns min	Data hold time
<b>t</b> <sub>7</sub>	10	ns min	SCLK active edge to CS rising edge
t <sub>8</sub>	20	ns max	CS falling edge to SDO data available
$t_9^1$	20	ns max	SCLK falling edge to SDO data available
t <sub>10</sub>	20	ns max	CS rising edge to SDO returns to high impedance
t <sub>11</sub>	20	ns min	CS high time between SPI commands
t <sub>12</sub>	8	ns min	CS falling edge to SCLK becomes stable
t <sub>13</sub>	8	ns min	CS rising edge to SCLK becomes stable

 $<sup>^1</sup>$  Measured with the 1 k $\Omega$  pull-up resistor to  $V_L$  and 20 pF load. The  $t_9$  parameter determines the maximum SCLK frequency when SDO is used.

## **Timing Diagrams**




Figure 2. Addressable Mode Timing Diagram




Figure 3. Daisy-Chain Timing Diagram




Figure 4. SCLK/CS Timing Diagram

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 8.

Tuble 0.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	18 V
V <sub>DD</sub> to GND	−0.3 V to +18 V
V <sub>ss</sub> to GND	+0.3 V to −18 V
RESET/V <sub>L</sub> to GND	
$V_{\text{DD}} \leq 5.5  V$	$-0.3V$ to $V_{DD} + 0.3 V$
$V_{\text{DD}} > 5.5 \text{ V}$	−0.3 V to +6 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V or}$ 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	−0.3 V to +6 V
Peak Current, Sx or Dx Pins <sup>2</sup>	546 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or Dx <sup>2, 3</sup>	Data + 15%
Temperature Ranges	
Operating	−40°C to +125°C
Storage	−65°C to +150°C
Junction Temperature	150°C
Reflow Soldering Peak Temperature, Pb-Free	260°C

<sup>&</sup>lt;sup>1</sup> Overvoltages at the digital, Sx, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

#### THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

 $\theta_{JA}$  is the natural convection junction to ambient thermal resistance measured in a one cubic foot sealed enclosure.  $\theta_{JC}$  is the junction to case thermal resistance.

**Table 9. Thermal Resistance** 

Package Type	θја	θις	Unit
CP-24-17 <sup>1</sup>	60	13	°C/W

<sup>&</sup>lt;sup>1</sup> Thermal impedance simulated values are based on a JEDEC 2S2P thermal test board. See JEDEC JESD51.

## **ESD CAUTION**




**ESD (electrostatic discharge) sensitive device.**Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

<sup>&</sup>lt;sup>2</sup> Sx refers to the S1 to S4 pins, and Dx refers to the D1 to D4 pins.

<sup>&</sup>lt;sup>3</sup> See Table 5 and Table 6.

# PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE EXPOSED PAD BE SOLDEREDTO THE SUBSTRATE, VSS.

2. NIC = NOT INTERNALLY CONNECTED.

Figure 5. Pin Configuration

**Table 10. Pin Function Descriptions** 

Pin No.	Mnemonic	Description				
1	D1	Drain Terminal 1. This pin can be an input or an output.				
2	S1	Source Terminal 1. This pin can be an input or an output.				
3	$V_{SS}$	st Negative Power Supply Potential. In single-supply applications, tie this pin to ground.				
4, 11	GND	Ground (0 V) Reference.				
5	S4	Source Terminal 4. This pin can be an input or an output.				
6	D4	Drain Terminal 4. This pin can be an input or an output.				
7, 8, 10, 12, 16, 19, 24	NIC	Not Internally Connected. These pins are not internally connected.				
9	RESET/V <sub>L</sub>	Reset/Logic Power Supply Input. Under normal operation, drive the $\overline{\text{RESET}}/V_L$ pin with a 2.7 V to 5.5 V supply. Pull the pin low to complete a hardware reset. All switches are opened, and the appropriate registers are set to their default settings.				
13	D3	Drain Terminal 3. This pin can be an input or an output.				
14	S3	Source Terminal 3. This pin can be an input or an output.				
15	$V_{DD}$	Most Positive Power Supply Potential.				
17	S2	Source Terminal 2. This pin can be an input or an output.				
18	D2	Drain Terminal 2. This pin can be an input or an output.				
20	SDO	Serial Data Output. This pin can be used for daisy-chaining a number of these devices together or for reading back the data stored in a register for diagnostic purposes. The serial data is propagated on the falling edge of SCLK. Pull this open-drain output to V <sub>L</sub> with an external resistor.				
21	<u>cs</u>	Active Low Control Input. $\overline{CS}$ is the frame synchronization signal for the input data. When $\overline{CS}$ goes low, it powers on the SCLK buffers and enables the input shift register. Data is transferred in on the falling edges of the following clocks. Taking $\overline{CS}$ high updates the switch condition.				
22	SCLK	Serial Clock Input. Data is captured on the positive edge of SCLK. Data is transferred at rates of up to 50 MHz.				
23	SDI	Serial Data Input. Data is captured on the positive edge of the serial clock input.				
	EPAD	Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the exposed pad be soldered to the substrate, Vss.				

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. On Resistance ( $R_{ON}$ ) as a Function of  $V_S$ ,  $V_D$  (Dual Supply)




Figure 7. On Resistance ( $R_{ON}$ ) as a Function of  $V_S$ ,  $V_D$  (Single Supply)




Figure 8. On Resistance ( $R_{ON}$ ) as a Function of  $V_S$  ( $V_D$ ) for Various Temperatures,  $\pm 5$  V Dual Supply




Figure 9. On Resistance ( $R_{ON}$ ) as a Function of  $V_S$  ( $V_D$ ) for Various Temperatures, 12 V Single Supply




Figure 10. On Resistance ( $R_{ON}$ ) as a Function of  $V_S$  ( $V_D$ ) for Various Temperatures, 5 V Single Supply




Figure 11. On Resistance ( $R_{ON}$ ) as a Function of  $V_S$  ( $V_D$ ) for Various Temperatures, 3.3 V Single Supply




Figure 12. Leakage Current vs. Temperature, ±5 V Dual Supply




Figure 13. Leakage Current vs. Temperature, 12 V Single Supply




Figure 14. Leakage Current vs. Temperature, 5 V Single Supply




Figure 15. Leakage Current vs. Temperature, 3.3 V Single Supply




Figure 16. Off Isolation vs. Frequency, ±5 V Dual Supply




Figure 17. Crosstalk vs. Frequency, ±5 V Dual Supply




Figure 18. Charge Injection vs. Source Voltage, Vs




Figure 19. AC Power Supply Power Rejection Ratio (AC PSRR) vs. Frequency,  $\pm 5 V$  Dual Supply




Figure 20. THD + N vs. Frequency,  $\pm 5$  V Dual Supply




Figure 21. Bandwidth




Figure 22.  $t_{ON}$ ,  $t_{OFF}$  Times vs. Temperature,  $V_L = 5.5 \text{ V}$ 




Figure 23.  $t_{ON}$ ,  $t_{OFF}$  Times vs. Temperature,  $V_L = 3.3 \text{ V}$ 




Figure 24. IDD vs. VL




Figure 25.  $I_L$  vs. SCLK Frequency When  $\overline{CS}$  is High




Figure 26. Digital Feedthrough




Figure 27. Source/Drain Capacitance vs. Source Voltage ( $V_3$ )

# **TEST CIRCUITS**




Figure 28. On Leakage




Figure 29. On Resistance




Figure 30. Channel to Channel Crosstalk




Figure 31. Off Isolation




Figure 32. Off Leakage




Figure 33. THD + N





Figure 34. Bandwidth



Rev. 0 | Page 20 of 29

Figure 38. AC PSRR

NOTES
1. BOARD AND COMPONENT EFFECTS ARE NOT DE-EMBEDDED FROM THE AC PSRR MEASUREMENT.

## **TERMINOLOGY**

#### $I_{DD}$

 $I_{\text{DD}}$  is the positive supply current.

#### $I_{ss}$

Iss is the negative supply current.

#### $V_D, V_S$

 $V_{\text{D}}$  and  $V_{\text{S}}$  are the analog voltages on Terminal D and Terminal S, respectively.

#### Ron

 $R_{\rm ON}$  is the ohmic resistance between Terminal D and Terminal S.

#### $\Delta R_{\rm ON}$

 $\Delta R_{\rm ON}$  is the difference between the  $R_{\rm ON}$  of any two channels.

#### R<sub>FLAT</sub> (ON

 $R_{\rm FLAT\,(ON)}$  is the difference between the maximum and minimum values of on resistance, measured over the specified analog signal range.

#### Is (Off)

Is (Off) is the source leakage current with the switch off.

#### I<sub>D</sub> (Off)

I<sub>D</sub> (Off) is the drain leakage current with the switch off.

#### $I_D$ (On), $I_S$ (On)

 $I_{\mathrm{D}}\left(On\right)$  and  $I_{\mathrm{S}}\left(On\right)$  are the channel leakage currents with the switch on.

#### $I_{DS}$

I<sub>DS</sub> is the drain to source current.

#### $V_1$

V1 is the voltage drop across the switch, Sx, to Dx.

#### $V_{INI}$

 $V_{\text{INL}}$  is the maximum input voltage for Logic 0.

#### $V_{\text{INH}}$

 $V_{\text{INH}}$  is the minimum input voltage for Logic 1.

#### IINL, IINH

 $I_{\rm INL}$  and  $I_{\rm INH}$  is the low and high input currents of the digital inputs.

#### C<sub>D</sub> (Off)

 $C_D$  (Off) is the off switch drain capacitance, which is measured with reference to ground.

#### Cs (Off)

 $C_{\text{S}}\left(Off\right)$  is the off switch source capacitance, which is measured with reference to ground.

#### $C_D$ (On), $C_S$ (On)

 $C_D$  (On) and  $C_S$  (On) are the on switch capacitances, measured with reference to ground.

#### $C_{IN}$

C<sub>IN</sub> is the digital input capacitance.

#### ton

 $t_{\rm ON}$  is the delay between applying the digital control input and the output switching on.

#### **t**off

 $t_{\text{OFF}}$  is the delay between applying the digital control input and the output switching off.

#### ŧτ

t<sub>D</sub> is the off time measured between the 80% point of both switches when switching from one address state to another.

#### Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

### **Charge Injection**

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

#### Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

#### Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

#### On Response

On response is the frequency response of the on switch.

#### **Insertion Loss**

Insertion loss is the loss due to the on resistance of the switch.

## Total Harmonic Distortion Plus Noise (THD + N)

THD + N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## AC Power Supply Rejection Ratio (AC PSRR)

AC PSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. AC PSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of  $0.62~\mathrm{V}$  p-p.

## THEORY OF OPERATION

The ADGS1612 is a set of serially controlled, quad SPST switches with error detection features. SPI Mode 0 and SPI Mode 3 can be used with the device, and it operates with SCLK frequencies of up to 50 MHz. The default mode for the ADGS1612 is address mode, in which the registers of the device are accessed by a 16-bit SPI command bounded by  $\overline{\text{CS}}$ . The SPI command becomes 24-bit if the user enables CRC error detection. Other error detection features include SCLK count error and invalid read/write error. If any of these SPI interface errors occur, they are detectable by reading the error flags register. The ADGS1612 can also operate in two other modes, namely burst mode and daisy-chain mode.

The interface pins of the ADGS1612 are  $\overline{CS}$ , SCLK, SDI, and SDO. Hold  $\overline{CS}$  low when using the SPI interface. Data is captured on the SDI pin on the rising edge of SCLK, and data is propagated out on the SDO pin on the falling edge of SCLK. SDO has an open-drain output; thus, connect a pull-up resistor to this output. When not pulled low by the ADGS1612, SDO is in a high impedance state.

#### **ADDRESS MODE**

Address mode is the default mode for the ADGS1612 on power-up. A single SPI frame in address mode is bounded by a  $\overline{\text{CS}}$  falling edge and the succeeding  $\overline{\text{CS}}$  rising edge. The SPI frame is composed of 16 SCLK cycles. The timing diagram for address mode is shown in Figure 39. The first SDI bit indicates whether the SPI command is a read or write command. When the first bit is set to 0, a write command is issued, and if the first bit is set to 1, a read command is issued. The next seven bits determine the target register address. The remaining eight bits provide the data to the addressed register. The last eight bits are ignored during a read command, because during these clock cycles, SDO propagates out the data contained in the addressed register.

The target register address of an SPI command is determined on the eighth SCLK rising edge. Data from this register propagates out on SDO from the ninth to the 16<sup>th</sup> SCLK falling edge during SPI reads. A register write occurs on the  $16^{\rm th}$  SCLK rising edge during SPI writes.

During any SPI command, SDO sends out eight alignment bits on the first eight SCLK falling edges. The alignment bits observed at SDO are 0x25.

#### **ERROR DETECTION FEATURES**

Protocol and communication errors on the SPI interface are detectable. There are three detectable errors: incorrect SCLK error detection, invalid read and write address error detection, and CRC error detection. Each of these errors has a corresponding enable bit in the error configuration register. In addition, there is an error flag bit for each of these errors in the error flags register.

## Cyclic Redundancy Check (CRC) Error Detection

The CRC error detection feature extends a valid SPI frame by eight SCLK cycles. These eight extra cycles are needed to send the CRC byte for that SPI frame. The CRC byte is calculated by the SPI block using the 16-bit payload: the R/W bit, Address Bits[6:0], and Data Bits[7:0]. The CRC polynomial used in the SPI block is  $x^8 + x^2 + x^1 + 1$  with a seed value of 0. For a timing diagram with CRC enabled, see Figure 40. Register writes occur at the  $24^{th}$  SCLK rising edge with CRC error checking enabled.

During an SPI write, the microcontroller/CPU provides the CRC byte through SDI. The SPI block checks the CRC byte just before the 24<sup>th</sup> SCLK rising edge. On this same edge, the register write is prevented if an incorrect CRC byte is received by the SPI interface. The CRC error flag is asserted in the error flags register in the case of the incorrect CRC byte being detected.

During an SPI read, the CRC byte is provided to the microcontroller through SDO.

The CRC error detection feature is disabled by default and can be configured by the user through the error configuration register.




Figure 40. Timing Diagram with CRC Enabled

#### **SCLK Count Error Detection**

SCLK count error detection allows the user to detect if an incorrect number of SCLK cycles are sent by the microcontroller or CPU. When in address mode, with CRC disabled, 16 SCLK cycles are expected. If 16 SCLK cycles are not detected, the SCLK count error flag asserts in the error flags register. When less than 16 SCLK cycles are received by the device, a write to the register map never occurs. When the ADGS1612 receives more than 16 SCLK cycles, a write to the memory map still occurs at the 16<sup>th</sup> SCLK rising edge, and the flag asserts in the error flags register. With CRC enabled, the expected number of SCLK cycles is 24. SCLK count error detection is enabled by default and can be configured by the user through the error configuration register.

#### Invalid Read/Write Address Error

An invalid read/write address error detects when a nonexistent register address is a target for a read or write. In addition, this error asserts when a write to a read only register is attempted. The invalid read/write address error flag asserts in the error flags register when an invalid read/write address error occurs. The invalid read/write address error is detected on the ninth SCLK rising edge, which means a write to the register never occurs when an invalid address is targeted. Invalid read/write address error detection is enabled by default and can be disabled by the user through the error configuration register.

#### **CLEARING THE ERROR FLAGS REGISTER**

To clear the error flags register, write the special 16-bit SPI frame, 0x6CA9, to the device. This SPI command does not trigger the invalid R/W address error. When CRC is enabled, the user must also send the correct CRC byte to complete an error clear command. At the  $16^{\rm th}$  or  $24^{\rm th}$  SCLK rising edge, the error flags register resets to zero.

#### **BURST MODE**

The SPI interface can accept consecutive SPI commands without the need to deassert the  $\overline{\text{CS}}$  line, which is called burst mode. Burst mode is enabled through the burst enable register. This mode uses the same 16-bit command to communicate with the device. In addition, the response of the device at SDO is still aligned with the corresponding SPI command. Figure 41 shows an example of SDI and SDO during burst mode.

The invalid read/write address and CRC error checking functions operate similarly during burst mode as they do during address mode. However, SCLK count error detection operates in a slightly different manner. The total number of SCLK cycles within a given  $\overline{\text{CS}}$  frame are counted, and if the total is not a multiple of 16 or a multiple of 24 when CRC is enabled, the SCLK count error flag asserts.




Figure 41. Burst Mode Frame

#### **SOFTWARE RESET**

When in address mode, the user can initiate a software reset. To do so, write two consecutive SPI commands, namely 0xA3 followed by 0x05, targeting Register 0x0B. After a software reset, all register values are set to default.

#### **DAISY-CHAIN MODE**

The connection of several ADGS1612 devices in a daisy-chain configuration is possible, and Figure 42 shows this setup. All devices share the same  $\overline{\text{CS}}$  and SCLK line, whereas the SDO pin of a device forms a connection to the SDI pin of the next device, creating a shift register. In daisy-chain mode, SDO is an eight-cycle delayed version of SDI. When in daisy-chain mode, all commands target the switch data register. Therefore, it is not possible to make configuration changes while in daisy-chain mode.




Figure 42. Two SPI Controlled Switches Connected in a Daisy-Chain Configuration


The ADGS1612 can only enter daisy-chain mode when in address mode by sending the 16-bit SPI command, 0x2500 (see Figure 43). When the ADGS1612 receives this command, the SDO of the device sends out the same command because the alignment bits at SDO are 0x25, which allows multiple daisy-connected devices to enter daisy-chain mode in a single SPI frame. A hardware reset is required to exit daisy-chain mode.

For the timing diagram of a typical daisy-chain SPI frame, see Figure 44. When  $\overline{\text{CS}}$  goes high, Device 1 writes Command 0, Bits[7:0] to its switch data register, Device 2 writes Command 1, Bits[7:0] to its switches, and so on. The SPI block uses the last eight bits it received through SDI to update the switches. After entering daisy-chain mode, the first eight bits sent out by SDO on each device in the chain are 0x00. When  $\overline{\text{CS}}$  goes high, the internal shift register value does not reset back to zero.

An SCLK rising edge reads in data on SDI while data is propagated out of SDO on an SCLK falling edge. The expected number of SCLK cycles must be a multiple of eight before  $\overline{\text{CS}}$  goes high; if this is not the case, the SPI interface sends the last eight bits received to the switch data register.

#### **POWER-ON RESET**

The digital section of the ADGS1612 enters an initialization phase during  $V_L$  power-up. This initialization also occurs after a hardware or software reset. After  $V_L$  power-up or a reset, ensure that a minimum of 120  $\mu$ s from the time of power-up or reset before any SPI command is issued. Ensure that  $V_L$  does not drop out during the 120  $\mu$ s initialization phase because this may result in incorrect operation of the ADGS1612.






Figure 44. Example of an SPI Frame When Four ADGS1612 Devices Are Connected in Daisy-Chain Mode

# APPLICATIONS INFORMATION BREAK-BEFORE-MAKE SWITCHING

The ADGS1612 exhibits break-before-make switching action, which allows the use of the device in multiplexer applications. A multiplexer can be achieved by externally hardwiring the device in the mux configuration that is required, as shown in Figure 45.




Figure 45. SPI Controlled Switch Configured as a 4:1 Mux

#### **DIGITAL INPUT BUFFERS**

There are input buffers present on the digital inputs pins,  $\overline{CS}$ , SCLK, and SDI. These buffers are active at all times. Therefore, there is current draw from the  $\overline{V_L}$  supply if SCLK or SDI is toggling, regardless of whether  $\overline{CS}$  is active. For typical values of this current draw, refer to the Specifications section and Figure 26.

#### **POWER SUPPLY RAILS**

To guarantee correct operation of the ADGS1612, 0.1  $\mu F$  decoupling capacitors are required.

The ADGS1612 can operate with bipolar supplies between  $\pm 3.3~V$  and  $\pm 8~V$ . The supplies on  $V_{DD}$  and  $V_{SS}$  do not have to be symmetrical; however, the  $V_{DD}$  to  $V_{SS}$  range must not exceed 16 V. The ADGS1612 can also operate with single supplies between 3.3 V and 16 V with  $V_{SS}$  connected to GND.

The voltage range that can be supplied to  $V_L$  is from 2.7 V to 5.5 V. The device is fully specified at  $\pm 5$  V, 12 V, 5 V, and 3.3 V analog supply voltage ranges.

# **REGISTER SUMMARY**

## Table 11. Register Summary

Reg.	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default	RW
0x01	SW_DATA	[7:0]		RESE	RVED		SW4_EN	SW3_EN	SW2_EN	SW1_EN	0x00	R/W
0x02	ERR_CONFIG	[7:0]			RESER	VED		RW_ERR_EN	SCLK_ERR_EN	CRC_ERR_EN	0x06	R/W
0x03	ERR_FLAGS	[7:0]			RESER	VED		RW_ERR_FLAG	SCLK_ERR_FLAG	CRC_ERR_FLAG	0x00	R
0x05	BURST_EN	[7:0]		RESERVED				BURST_MODE_EN	0x00	R/W		
0x0B	SOFT_RESETB	[7:0]		SOFT_RESETB					0x00	R/W		

# **REGISTER DETAILS**

## **SWITCH DATA REGISTER**

Address: 0x01, Reset: 0x00, Name: SW\_DATA

The switch data register controls the status of the four switches of the ADGS1612.

Table 12. Bit Descriptions for SW\_DATA

Bits	Bit Name	Settings	Description	Default	Access
[7:4]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
3	SW4_EN		Enable bit for SW4.	0x0	R/W
		0	SW4 open.		
		1	SW4 closed.		
2	SW3_EN		Enable bit for SW3.	0x0	R/W
		0	SW3 open.		
		1	SW3 closed.		
1	SW2_EN		Enable bit for SW2.	0x0	R/W
		0	SW2 open.		
		1	SW2 closed.		
0	SW1_EN		Enable bit for SW1.	0x0	R/W
		0	SW1 open.		
		1	SW1 closed.		

## **ERROR CONFIGURATION REGISTER**

Address: 0x02, Reset: 0x06, Name: ERR\_CONFIG

The error configuration register allows the user to enable or disable the relevant error features as required.

Table 13. Bit Descriptions for ERR\_CONFIG

Bits	Bit Name	Settings	Description	Default	Access
[7:3]	RESERVED		hese bits are reserved; set these bits to 0.		R
2	RW_ERR_EN		nable bit for detecting an invalid read/write address.		R/W
		0	Disabled.		
		1	Enabled.		
1	SCLK_ERR_EN	0	Enable bit for detecting the correct number of SCLK cycles in an SPI frame. When CRC is disabled and burst mode is disabled, 16 SCLK cycles are expected. When CRC is enabled and burst mode is disabled, 24 SCLK cycles are expected. A multiple of 16 SCLK cycles is expected when CRC is disabled and burst mode is enabled. A multiple of 24 SCLK cycles is expected when CRC is enabled and burst mode is enabled.  Disabled.	0x1	R/W
		1	Enabled.		
0	CRC_ERR_EN		Enable bit for CRC error detection. SPI frames must be 24 bits wide when enabled.	0x0	R/W
		0	Disabled.		
		1	Enabled.		

## **ERROR FLAGS REGISTER**

#### Address: 0x03, Reset: 0x00, Name: ERR FLAGS

The error flags register allows the user to determine if an error occurred. To clear the error flags register, the special 16-bit SPI command, 0x6CA9, must be written to the device. This SPI command does not trigger the invalid R/W address error. When CRC is enabled, then the user must include the correct CRC byte during the SPI write for the clear error flags register command to complete.

Table 14. Bit Descriptions for ERR\_FLAGS

Bits	Bit Name	Settings	Description	Default	Access
[7:3]	RESERVED		nese bits are reserved and are set to 0.		R
2	RW_ERR_FLAG		rror flag for invalid read/write address. The error flag asserts during an SPI read the target address does not exist. The error flag also asserts when the target ddress of an SPI write does not exist or is read only.		R
		0	No error.		
		1	Error.		
1	SCLK_ERR_FLAG		Error flag for the detection of the correct number of SCLK cycles in an SPI frame.	0x0	R
		0	No error.		
		1	Error.		
0	CRC_ERR_FLAG		Error flag that determines if a CRC error occurs during a register write.	0x0	R
		0	No error.		
		1	Error.		

#### **BURST ENABLE REGISTER**

## Address: 0x05, Reset: 0x00, Name: BURST\_EN

The burst enable register allows the user to enable or disable burst mode. When enabled, the user can send multiple consecutive SPI commands without deasserting  $\overline{\text{CS}}$ .

Table 15. Bit Descriptions for BURST\_EN

Bits	Bit Name	Settings	Description	Default	Access
[7:1]	RESERVED		These bits are reserved; set these bits to 0.	0x0	R
0	BURST_MODE_EN		Burst mode enable bit.	0x0	R/W
		0	Disabled.		
		1	Enabled.		

## **SOFTWARE RESET REGISTER**

## Address: 0x0B, Reset: 0x00, Name: SOFT\_RESETB

This software reset register is used to perform a software reset. Consecutively write 0xA3 and 0x05 to this register, and the device registers reset to their default states.

#### Table 16. Bit Descriptions for SOFT\_RESETB

Bits	Bit Name	Settings	Description	Default	Access
[7:0]	SOFT_RESETB		To perform a software reset, consecutively write 0xA3 followed by 0x05 to this	0x0	R/W
_			register.		

# **OUTLINE DIMENSIONS**




Figure 46. 24-Lead Lead Frame Chip Scale Package [LFCSP] 4 mm × 4 mm Body and 0.95 mm Package Height (CP-24-17) Dimensions shown in millimeters

## **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADGS1612BCPZ	−40°C to +125°C	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-17
ADGS1612BCPZ-RL7	-40°C to +125°C	24-Lead Lead Frame Chip Scale Package [LFCSP]	CP-24-17
EVAL-ADGS1612SDZ		Evaluation Board	

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.