

# **PAC5256 Data Sheet**

Power Application Controller®

Configurable Analog Front End<sup>™</sup>
Application Specific Power Drivers<sup>™</sup>
Arm® Cortex®-M0 Controller Core





# **TABLE OF CONTENTS**

1	GE	NERAL DESCRIPTION	9
2	PA	C FAMILY APPLICATIONS	10
3	PR	ODUCT SELECTION SUMMARY	11
4	OR	RDERING INFORMATION	11
5	FE	ATURES	12
	5.1	Feature Overview	12
6	AB	SOLUTE MAXIMUM RATINGS	14
7	AR	CHITECTURAL BLOCK DIAGRAM	15
8	PIN	N CONFIGURATION	16
	8.1	PAC5256QX Pin Configuration (QFN1010-52 10x10mm Package)	16
9	PIN	N DESCRIPTION	17
	9.1	Power and Ground Pin Description	17
	9.2	Signal Manager Pin Description	18
	9.3	Driver Manager Pin Description	19
	9.4	I/O Ports Pin Description	20
10	) (	CONFIGURABLE POWER MANAGER (CPM)	22
	10.1	Features	22
	10.2	Block Diagram	22
	10.3	Functional Description	23
	10.4	High-Voltage Supply Controller (HV-BUCK)	23
	10.5	Medium-Voltage Buck Regulator (MV-BUCK)	24
	10.6	Linear Regulators	25
	10.7	Power-up Sequence	26
	10.8	Hibernate Mode	26
	10.9	Power Monitor	27
	10.10	Electrical Characteristics	28
	10.11	Typical Performance Characteristics	31
11	(	CONFIGURABLE ANALOG FRONT END (CAFE)	32
	11.1	Features	32



11.2	Block Diagram	33
11.3	Functional Description	34
11.4	Differential Programmable Gain Amplifier (DA)	34
11.5	Single-Ended Programmable Gain Amplifier (AMP)	34
11.6	General Purpose Comparator (CMP)	34
11.7	Phase Comparator (PHC)	35
11.8	Protection Comparator (PCMP)	35
11.9	Analog Output Buffer (BUF)	35
11.10	Analog Front End I/O (AIO)	35
11.11	Push Button (PBTN)	36
11.12	HP DAC and LP DAC	36
11.13	ADC Analog Input	37
11.14	Configurable Analog Signal Matrix (CASM)	38
11.15	Configurable Digital Signal Matrix (CDSM)	38
11.16	Low-Frequency Clock Output	38
11.17	Cycle-by-cycle Current Limit	38
11.18	Integrated VM ADC Sampling	39
11.19	Temperature Warnings and Faults	39
11.20	Temperature Monitoring	40
11.21	Voltage Reference	40
11.22	Electrical Characteristics	41
12 A	APPLICATION SPECIFIC POWER DRIVERS (ASPD)	46
12.1	Features	46
12.2	Block Diagram	46
12.3	Functional Description	47
12.4	Low-Side Gate Driver	47
12.5	High-Side Gate Driver	48
12.6	High-Side Switching Transients	48
12.7	Gate Driver Fault Protection	48
12.8	Gate Driver Pull Down	49
12.9	Electrical Characteristics	50
13 S	SOC CONTROL SIGNALS	51
13.1	High-side and Low-Side Gate Drivers	51



13.2	SPI	SOC Bus	53
13.3	CLk	OUT Low-Speed Clock	53
13.4	ADO	C EMUX	54
13.5	Ana	log Interrupts	54
14 /	ADC		55
14.1	ADO	C Block Diagram	55
14.2	Fun	ctional Description	56
14.	.2.1	ADC	56
14.	.2.2	Auto-Sampling Sequencer	56
14.	.2.3	EMUX Control	56
14.3	Elec	ctrical Characteristics	57
15 ľ	MEMC	PRY SYSTEM	58
15.1	Fea	tures	58
15.2	Mer	nory System Block Diagram	58
15.3	Fun	ctional Description	58
15.4	Pro	gram FLASH	58
15.5	INF	O FLASH	58
15.6	SRA	AM	59
15.7	SW	D Protection	59
15.8	Elec	etrical Characteristics	60
16	SYSTI	EM AND CLOCK CONTROL	61
16.1	Fea	tures	61
16.2	Bloc	k Diagram	61
16.3	Fun	ctional Description	62
16.	.3.1	Free-Running Clock (FRCLK)	62
16.	.3.2	Auxiliary Clock (ACLK)	62
16.	.3.3	Clock Gating	62
16.	.3.4	Ring Oscillator (ROSC)	62
16.	.3.5	Trimmed 4MHz RC Oscillator	62
16.	.3.6	External Clock Input	62
16.	.3.7	PLL	
16.4	Elec	etrical Characteristics	
17 /	ARM®	CORTEX®-M0 MCU CORE	64



17.1	Fea	atures	64
17.2	Blo	ck Diagram	64
17.3	Fur	nctional Description	64
17.4	Ele	ctrical Characteristics	65
17.5	Тур	ical Performance Characteristics	65
18	10 CC	NTROLLER	66
18.1	Fea	atures	66
18.2	Blo	ck Diagram	66
18.3	Fur	nctional Description	67
18.4	GP	O Current Injection	67
18.5	Ele	ctrical Characteristics	68
19	SERIA	AL INTERFACE	69
19.1	Blo	ck Diagram	69
19.2	Fur	nctional Description	70
19.3	I <sup>2</sup> C	Controller	70
19.4	UA	RT Controller	70
19.5	SPI	Controller	70
19.6	Dyr	namic Characteristics	71
20	TIME	२८	75
20.1	Blo	ck Diagram	75
20.2	Fur	nctional Description	76
20	).2.1	Timer A	76
20	.2.2	Timer B	77
20	.2.3	Timer C	77
20	.2.4	Timer D	77
20	.2.5	Watchdog Timer	77
20	0.2.6	SOC Bus Watchdog Timer	77
20	).2.7	Wake-Up Timer	
20	.2.8	Real-Time Clock	77
21	THER	MAL CHARACTERISTICS	78
22	APPL	ICATION EXAMPLES	79
23	PACK	AGE OUTLINE AND DIMENSIONS	80
23.1		N1010-52 Package Outline and Dimensions	







# **LIST OF TABLES**

Table 10-1 High-Voltage Buck Controller Electrical Characteristics	28
Table 10-2 Medium-Voltage Buck Controller Electrical Characteristics	29
Table 10-3 Linear Regulators Electrical Characteristics	30
Table 10-4 Power Monitor Electrical Characteristics	30
Table 11-1 Differential Programmable Gain Amplifier (DA) Electrical Characteristics (AIO<5:0>)	41
Table 11-2 Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics (AIO<9:6>)	42
Table 11-3 General Purpose Comparator (CMP) Electrical Characteristics (AIO<9:6>)	42
Table 11-4 Phase Comparator (PHC) Electrical Characteristics (AIO<9:6>)	43
Table 11-5 Special Mode Electrical Characteristics (AIO<9:7>)	43
Table 11-6 Special Mode Electrical Characteristics (AIO6)	
Table 11-7 Analog Front End (AIO) Electrical Characteristics (AIO<9:0>)	44
Table 11-8 Push Button (PBTN) Electrical Characteristics (AIO6)	
Table 11-9 HP DAC and LP DAC Electrical Characteristics	44
Table 11-10 Low-Frequency Clock Output (CLKOUT)	45
Table 11-11 Temperature Protection	
Table 12-1 Power Driver Resources	47
Table 12-2 Gate Driver Electrical Characteristics	50
Table 13-1 PWM to ASPD Gate Driver Options	52
Table 13-2 SPI SOC Bus Connections	53
Table 13-3 SPI SOC Bus Connections	54
Table 13-4 Analog Interrupts	54
Table 14-1 ADC and Sequencer Electrical Characteristics	57
Table 15-1 Memory System Electrical Characteristics	
Table 16-1 CCS Electrical Characteristics	63
Table 17-1 MCU and Clock Control System Electrical Characteristics	65
Table 18-1 IO Controller Electrical Characteristics	68
Table 19-1 Serial Interface Dynamic Characteristics	71
Table 19-2 I <sup>2</sup> C Dynamic Characteristics	72
Table 19-3 SPI Dynamic Characteristics	74
Table 21-1 Thermal Characteristics	78



# **LIST OF FIGURES**

Figure 2-1	Simplified Application Diagram	0
Figure 10-	·1 CPM Block Diagram	22
Figure 10-	-2 HV-BUCK with AC Supply2	24
Figure 10-	-3 MV-BUCK Switching Regulator Example2	24
Figure 10-	4 Linear Regulators Example2	25
Figure 10-	5 Power-Up Sequence2	26
Figure 10-	-6 VDDIO LDO Voltage vs. Current	31
Figure 10-	-7 VCC33 LDO Voltage vs. Current	31
Figure 10-	-8 VCORE LDO Voltage vs. Current	31
	·1 Configurable Analog Front End	
Figure 11-	·2 ADC Analog Input Muxes	37
Figure 12-	1 Application Specific Power Drivers	16
Figure 12-	2 Typical Gate Driver Connections	١7
Figure 12-	3 Gate Driver Switching Transients	18
Figure 13-	1 SOC Signals for Gate Drivers	51
Figure 14-	1 ADC with Sequencer	55
Figure 15-	1 Memory System	8
Figure 16-	1 Clock Control System6	31
•	1 Arm® Cortex®-M0 Microcontroller Core6	
-	2 MCU Performance Characteristics6	
-	1 IO Controller Block Diagram6	
Figure 19-	·1 Serial Interface Block Diagram6	39
Figure 19-	·2 I <sup>2</sup> C Timing Diagram	′3
Figure 19-	3 SPI Timing Diagram	<b>7</b> 4
Figure 20-	·1 PWM Timers Block Diagram	<b>'</b> 5
-	·2 SOC Bus Watchdog and Wake-Up Timer	
Figure 20-	3 Real-Time Clock and Watchdog Timer	′6
Figure 22-	1 BLDC/PMSM Motor Application Example	<b>'</b> 9




## 1 GENERAL DESCRIPTION

The PAC5256 is a Power Application Controller® (PAC) product that is optimized for high-speed BLDC or PMSM motor control. The PAC5256 integrates a 50MHz Arm® Cortex®-M0 32-bit microcontroller core with a highly-configurable Power Manager, Active-Semi's Configurable Analog Front-End™ and Application Specific Power Drivers™ to form the most compact microcontroller-based power and motor control and drive solution available.

The PAC5256 microcontroller features 32kB of embedded FLASH and 8kB of SRAM memory, a 1MSPS analog-to-digital converter (ADC) with programmable auto-sequencer, 3.3V/5V IO, a flexible clock control system, PWM and general-purpose timers and several serial communications interfaces.

The Configurable Power Manager (CPM) provides "all-in-one" efficient power management solution for multiple types of power sources. It features a configurable high-voltage buck controller (HV-BUCK), a configurable medium-voltage switching regulator (MV-BUCK), and three linear regulated voltage supplies. The Application Specific Power Drivers (ASPD) are 600V power drivers designed for half bridge, H-bridge, 3-phase, and general-purpose driving. The Configurable Analog Front End (CAFE) comprises differential programmable gain amplifiers, single-ended programmable gain amplifiers, comparators, digital-to-analog converters, and I/Os for programmable and inter-connectible signal sampling, feedback amplification, and sensor monitoring of multiple analog input signals.



The PAC5256 is available in a 52-pin, 10x10mm QFN package.




# 2 PAC FAMILY APPLICATIONS

The PAC5256 is ideal for 120VAC/240VAC or up to 600VDC powered BLDC or PMSM motor applications.

Target applications for this device include:

- AC Fans
- Ceiling Fans
- White Goods
- Compressors
- Water Pumps

**Figure 2-1 Simplified Application Diagram** 





# 3 PRODUCT SELECTION SUMMARY

	PIN PKG			POW MANA			CONF				SPEC	LICATION IFIC POWER RIVERS			MICRO	CONT	ROLLE	R	PRIMARY APPLICATION
PART NUMBER		INPUT VOLTAGE	CONFIGURABLE POWER MANAGER	DIFF-PGA	PGA	COMPARATOR	DAC	ADC CHANNEL	VBST/VSRC	POWER DRIVER	SPEED (MHz)	FLASH (KB)	SRAM (kB)	GPIO	PWM CHANNEL	COMM			
PAC5256	52- pin 10x10 QFN	Up to 600V	Y	3	10	10	2	12	630V/ 610V	3 LS @ 1A 3 HS @ 0.25A/0.5A	50	32	8	27	4 (3.3V /5V)	UART/SPI I2C SWD	3 half-bridge 3 phase control Sensored BLDC, Sensorless BEMF, Sensorless FOC		

Notes: DIFF-PGA = differential programmable gain amplifier; HS = high-side, LS = low-side, PGA = programmable gain amplifier, VSRC = Bootstrap Voltage Source

# **4 ORDERING INFORMATION**

PART NUMBER	TEMPERATURE RANGE	PACKAGE	PINS	PACKING	
PAC5256QX	-40°C to 105°C	QFN1010-52	52 + Exposed Pad	Tray	



# **5 FEATURES**

#### **5.1** Feature Overview

#### Configurable Power Manager

- o AC line input or DC supply up to 600V
- 8µA hibernate lq
- o 600V DC/DC buck controller (HV-BUCK)
- 5V DC/DC buck regulator (MV-BUCK)
- o 3 Linear regulators with power and hibernate management
- o Power and temperature monitor, warning, fault detection

#### Proprietary Configurable Analog Front-End

- o 10 Analog Front-End IO pins
- o 3 Differential Programmable Gain Amplifiers
- o 4 Single-ended Programmable Gain Amplifiers
- o Programmable Over-Current Protection
- o 10 Comparators, 2 DACs (10-bit)
- Integrated VM ADC Sampling

#### Proprietary Application Specific Power Drivers

- o 3 600V high-side gate drivers with 0.25A/0.5A gate driving capability
- 3 low-side gate drivers with 1A/1A gate driving capability
- Configurable fault protection
- Cycle by cycle current limit control (CBCCTL)

#### 50MHz Arm® Cortex®-M0 32-bit Microcontroller Core

- Single-cycle 32-bit hardware multiplier
- Integrated sleep and deep sleep modes
- Nested Vectored Interrupt Controller (NVIC) with 20 Interrupts with 3 levels of priority
- o 24-Bit SysTick Timer
- Wake-up Interrupt Controller (WIC) allowing power-saving sleep modes
- o Clock-gating allowing low-power operation

#### Memory

- o 32kB FLASH
- o 8kB SRAM

#### Analog to Digital Converter (ADC)

- o 10-bit resolution, 1MSPS
- o Dual Programmable ADC Auto-Sequencers

#### 3.3V I/Os

o 5 general-purpose I/Os with tri-state and dedicated analog input to ADC

#### True 5V I/Os

- o 12 general-purpose I/Os with tri-state, pull-up, pull-down and dedicated I/O supply
- Configurable as true 5V or 3.3V I/Os
- Flexible clock and PLL from internal 2% oscillator, ring oscillator, external clock or crystal



#### 9 Timing Generators

- o Four 16-bit timers with up to 16 PWM/CC blocks and 7 independent dead-time controllers
- o 24-bit watchdog timer, 4s or 8s watchdog timer
- o 24-bit real time clock
- o 24-bit SysTick timer
- o Wake-up timer for sleep modes from 0.125s to 8s
- UART/SPI, I2C serial communication interfaces
- SWD debug interface with interface disable function




# **6 ABSOLUTE MAXIMUM RATINGS**

PARA	METER		VALUE	UNIT
VM to VSS	-0.3 to 605	V		
BST/DXBx to VSS	-0.3 to 630	V		
BST to SRC, DXBx to DXSx	-0.3 to 20	V		
SRC/DXSx to VSS	-10 to 610	V		
DRM to SRC, DXHx to DXSx			-0.3 to 20	V
DXSx allowable offset slew rate (dV <sub>DXSx</sub> /dt)			-50 to 50	V/ns
DRLx to VSS			-0.3 to V <sub>P</sub> + 0.3	V
VP to VSS			-0.3 to 18	V
SW to VSS			-0.3 to V <sub>P</sub> + 0.3	V
CSM to VP		-0.3 to 0.3	V	
CSM to VSS		-0.3 to V <sub>P</sub> + 1.0	V	
BST_CHG to VSS		-0.3 to 42	V	
VSYS, VDDIO, AIO6 to VSS	-0.3 to 6	V		
AIO<9:7>, AIO<5:0> to VSS		-0.3 to V <sub>SYS</sub> + 0.3	V	
PD <x>, PE<x> to VSS</x></x>			-0.3 to V <sub>CCIO</sub> + 0.3	V
PC <x></x>			-0.3 to V <sub>CC33</sub> + 0.3	V
PA <x>, PB<x>, PC<x>, PD<x>, PE<x> pin inje</x></x></x></x></x>	ection current		7.5	mA
PA <x>, PB<x>, PC<x>, PD<x>, PE<x> sum of</x></x></x></x></x>	f all pin injection current		25	mA
VCC33 to VSS			-0.3 to 4.1	V
VCORE to VSS		-0.3 to 2.5	V	
VSS RMS Current	0.2	A <sub>RMS</sub>		
Operating temperature range		-40 to 105	°C	
	Human body model	All pins (except VM)	2	kV
Electrostatic Discharge (ESD)	(JEDEC)	VM	1	kV
	Charge device model	(JEDEC)	1	kV



# 7 ARCHITECTURAL BLOCK DIAGRAM




30-Jun-19



# 8 PIN CONFIGURATION

## 8.1 PAC5256QX Pin Configuration (QFN1010-52 10x10mm Package)





# 9 PIN DESCRIPTION

## 9.1 Power and Ground Pin Description

PIN NAME	PIN NUMBER	TYPE	DESCRIPTION			
VCC33	5	Power	Internally generated 3.3V power supply. Connect to a 2.2µF or higher value ceramic capacitor from V <sub>CC33</sub> to V <sub>SSA</sub> .			
VSYS	7	Power	5V power supply for the medium-voltage buck regulator. Connect to a 22μF/6.3V or higher ceramic capacitor from V <sub>SYS</sub> to V <sub>SS</sub> .			
BST_CHG	18	Power	Boot-strap capacitor charge pin. Connect to DC/DC boot-strap capacitor. Connect to a 220pF/50V ceramic bypass capacitor from BST_CHG to V <sub>ss</sub> .			
VP	VP 22 Power		Main power supply. Provides power to the power drivers as well as voltage feedback path for the switching supply. Connect a properly sized supply bypass capacitor in parallel with a 4.7μF ceramic capacitor in parallel with a 220μF aluminum capacitor from V <sub>P</sub> to V <sub>SS</sub> for voltage loop stabilization.  This pin requires good capacitive bypassing to V <sub>SS</sub> , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin.			
SW	SW 23 Power		Switch node for the medium-voltage buck regulator.			
CSM	CSM 24		High-Voltage Buck Regulator Switching supply current sense input.  Connect to the positive side of the current sense resistor.			
VM	VM 25 Pov		High-Voltage Buck Regulator supply controller input. Connect a $0.1\mu F$ higher value ceramic capacitor from VM to VSS. This pin requires good capacitive bypass to $V_{SS}$ , so the ceramic capacitor must be connected with a shorter than 10mm trace from the pin.			
SRC	26	Power	High-Voltage Buck Regulator Source. Connect to the source of the high-side power MOSFET of the high-voltage buck regulator.			
DRM	27	Power	High-Voltage Buck Regulator gate driver. Connect to the gate of the high-side power MOSFET of the high-voltage buck regulator.			
BST	28	Power	High-Voltage Buck Regulator bootstrap input. Connect a 2.2μF/25V or higher value ceramic capacitor from BST to SRC. The ceramic capacitor must be connected with a shorter than 10mm trace to the device pin.			
VSS	38	Power	Ground.			
VCCIO	51	Power	Internally generated digital I/O 3.3V power supply. Connect a $2.2\mu F$ or higher value ceramic capacitor from $V_{\text{CCIO}}$ to $V_{\text{SSA}}$ .			
VCORE	52	Power	Internally generated digital logic 1.9V power supply. Connect a 2.2μF or higher value ceramic capacitor from V <sub>CCIO</sub> to V <sub>SSA</sub> .			
EP (VSS)	EP	Power	Exposed pad. Must be connected to $V_{\text{SS}}$ in a star ground configuration. Connect to a large PCB copper area for power dissipation heat sinking.			

30-Jun-19



# 9.2 Signal Manager Pin Description

PIN NAME	PIN NUMBER	FUNCTION	TYPE	DESCRIPTION
		AIO7	I/O	Analog front end I/O 7.
4107		AMP7	Analog	PGA input 7.
AIO7	8	CMP7	Analog	Comparator input 7.
		PHC7	Analog	Phase comparator input 7.
		AIO8	I/O	Analog front end I/O 8.
4100		AMP8	Analog	PGA input 8.
AIO8	9	CMP8	Analog	Comparator input 8.
		PHC8	Analog	Phase comparator input 8.
		AIO9	I/O	Analog front end I/O 9.
4100	40	AMP9	Analog	PGA input 9.
AIO9	10	CMP9	Analog	Comparator input 9.
		PHC9	Analog	Phase comparator input 9.
		AIO5	I/O	Analog front end I/O 5.
AIO5	11	DA54P	Analog	Differential PGA 54 positive input.
		AMP5	Analog	PGA input 5.
	12	AIO4	I/O	Analog front end I/O 4.
AIO4		DA54N	Analog	Differential PGA 54 negative input.
		AMP4	Analog	PGA input 4.
	13	AIO3	I/O	Analog front end I/O 3.
AIO3		DA32P	Analog	Differential PGA 32 positive input.
		AMP3	Analog	PGA input 3.
	14	AIO2	I/O	Analog front end I/O 2.
AIO2		DA32N	Analog	Differential PGA 32 negative input.
		AMP2	Analog	PGA input 2.
		AIO1	I/O	Analog front end I/O 1.
AIO1	15	DA10P	Analog	Differential PGA 10 positive input.
		AMP1	Analog	PGA input 1.
		AIO0	I/O	Analog front end I/O 0.
AIO0	16	DA10N	Analog	Differential PGA 10 negative input.
		AMP0	Analog	PGA input 0.
		AIO6	I/O	Analog front end I/O 6.
		AMP6	Analog	PGA input 6.
AIO6	17	CMP6	Analog	Comparator input 6.
		BUF6	Analog	Buffer output 6.
		PBTN	Analog	Push button input.



# 9.3 Driver Manager Pin Description

PIN NAME	PIN NUMBER	TYPE	DESCRIPTION	
DRL2	19	Analog	Low-side gate driver 2.	
DRL1	20	Analog	Low-side gate driver 1.	
DRL0	21	Analog	Low-side gate driver 0.	
DXS0	29	Analog	Ultra-high-voltage high-side gate driver source 0.	
DXH0	30	Analog	Ultra-high-voltage high-side gate driver 0.	
			Ultra-high-voltage high-side gate driver bootstrap 0.	
DXB0	31	Analog	Connect a 1µF or higher value ceramic capacitor from DXB0 to DXS0. This pin requires good capacitive bypass so it must be connected with a 10mm or shorter trace.	
DXS1	32	Analog	Ultra-high-voltage high-side gate driver source 1.	
DXH1	33	Analog	Ultra-high-voltage high-side gate driver 1.	
DXB1	34	Analog	Ultra-high-voltage high-side gate driver bootstrap 1.  Connect a 1µF or higher value ceramic capacitor from DXB1 to DXS1.  This pin requires good capacitive bypass so it must be connected with a 10mm or shorter trace.	
DXS2	35	Analog	Ultra-high-voltage high-side gate driver source 2.	
DXH2	36	Analog	Ultra-high-voltage high-side gate driver 2.	
DXB2	37	Analog	Ultra-high-voltage high-side gate driver bootstrap 2.  Connect a 1µF or higher value ceramic capacitor from DXB2 to DXS2.  This pin requires good capacitive bypass so it must be connected with a 10mm or shorter trace.	



## 9.4 I/O Ports Pin Description

PIN NAME	PIN NUMBER	FUNCTION	TYPE	DESCRIPTION
20-		PC5	I/O	I/O port PC5.
PC5	1	AD5	Analog	ADC input 5.
504	DO4 0		I/O	I/O port PC4.
PC4	2	AD4	Analog	ADC input 4.
P.O.		PC3	I/O	I/O port PC3.
PC3	PC3 3		Analog	ADC input 3.
B00	4	PC2	I/O	I/O port PC2.
PC2	4	AD2	Analog	ADC input 2.
B04		PC1	I/O	I/O port PC1.
PC1	6	AD1	Analog	ADC input 1.
		PD5	I/O	I/O port PD5.
PD5	39	PWMA5	I/O	Timer A, PWM/Capture Unit 5.
		PWMC1	I/O	Timer C, PWM/Capture Unit 1.
55.4	40	PD4	I/O	I/O port PD4.
PD4	40	PWMD1	I/O	Timer D, PWM/Capture Unit 1
		PD3	I/O	I/O port PD3.
PD3	41	PWMA5	I/O	Timer A, PWM/Capture Unit 5.
		PWMC1	I/O	Timer C, PWM/Capture Unit 1.
		PD2	I/O	I/O port PD2.
DDO	40	PWMA3	I/O	Timer A, PWM/Capture Unit 3.
PD2	42	PWMA4	I/O	Timer A, PWM/Capture Unit 4.
		PWMB0	I/O	Timer B, PWM/Capture Unit 0.
		PD1	I/O	I/O port PD1.
PD1	PD1 43		1	SWD Serial Clock.
			I	External Clock Input.
PD0	44	PD0	I/O	I/O port PD0.
PD0	44	SWDIO	I/O	SWD Serial Data.
PE0	45	PE0	I/O	I/O port PE0.
PEU	45	SPICLK	I/O	SPI Clock.
		PE1	I/O	I/O port PE1.
PE1	46	SPIMOSI	I/O	SPI Master-out, slave-in (MOSI)
		UARTTX	0	UART Transmit Output.
		PE2	I/O	I/O port PE2.
PE2	47	SPIMISO	I/O	SPI Master-in, slave-out (MISO)
		UARTRX	I	UART Receive Input.
DEC	40	PE3	I/O	I/O port PE3.
PE3	48	SPICS0	0	SPI chip-select 0.





		nRESET1	I	Reset input 1 (active-low).
		PE4	I/O	I/O port PE4.
PE4	49	SPICS1	0	SPI chip-select 1.
		I2CSCL	I/O	I2C Serial Clock.
		PE5	I/O	I/O port PE5.
PE5	50	SPICS2	0	SPI chip-select 2.
		I2CSDA	I/O	I2C Serial Data.

30-Jun-19




# 10 CONFIGURABLE POWER MANAGER (CPM)

#### 10.1 Features

- 600V Switching Controller (HV-BUCK)
- 5V Switching Regulator (MV-BUCK) with integrated FET
- 3 linear regulators with power and hibernate management
- VREF for ADC
- Power and temperature monitor, warning, and fault detection

## 10.2 Block Diagram

Figure 10-1 CPM Block Diagram





### 10.3 Functional Description

The Configurable Power Manager (Figure 10-1) is optimized to efficiently provide "all-in-one" power management required by the PAC and associated application circuitry. It incorporates a high-voltage DC/DC controller that is used to convert power from a DC input source to generate a main supply output V<sub>P</sub>. There is also an integrated medium-voltage buck DC/DC regulator to generate V<sub>SYS</sub>.

Three other linear regulators provide V<sub>CCIO</sub>, V<sub>CC33</sub>, and V<sub>CORE</sub> supplies for 3.3V I/O, 3.3V mixed signal, and 1.9V microcontroller core circuitry. The power manager also handles system functions including internal reference generation, timers, hibernate mode management, and power and temperature monitoring.

### 10.4 High-Voltage Supply Controller (HV-BUCK)

The PAC5256 contains a 600V High-Voltage Supply Controller (Buck DC/DC). This power supply is used to supply the various regulators in the PAC5256, as well as generating the  $V_P$  gate drive voltage for the Application Specific Driver Manager (ASPD).

The HV-BUCK controller converts the motor voltage ( $V_M$ ) to the gate driver and IC system supply ( $V_P$ ). The VM input is the HV-BUCK supply regulator input and is connected to the rectified DC motor voltage source. The BST and SRC pins are connected to the boot-strap and source nodes of the power supply, respectively. The BST\_CHG pin is used to initially charge the boot-strap capacitor in the HV-BUCK.


The  $V_P$  regulation voltage is initially set to 15V during start up, and may be reconfigured to be 12V by the microcontroller after initialization. When  $V_P$  is lower than the target regulation voltage, the internal feedback control circuitry causes the inductor current to increase to raise  $V_P$ . Conversely, when  $V_P$  is higher than the regulation voltage, the feedback loop control causes the inductor current to decrease to lower  $V_P$ . The feedback loop is internally stabilized. The output current capability of the switching supply is determined by the external current sense resistor. The inductor current signal is sensed differentially between the CSM pin and  $V_P$ , and has a peak current limit threshold of 0.2V.

The CPM may be used to supply both AC offline or DC supplied applications of up to 600VDC.

The diagram below shows an example of the PAC5256 with a 120Hz/240Hz AC application.



Figure 10-2 HV-BUCK with AC Supply




The switching frequency and output voltage of the HV-BUCK can be reconfigured by the MCU. The switching frequency can be configured to be between 25kHz and 125kHz and the gate drive output voltage can be configured to 12V or 15V.

### 10.5 Medium-Voltage Buck Regulator (MV-BUCK)

The PAC5256 contains a Medium-Voltage Buck Switching Regulator that generates a 5V/200mA supply for the device, as well as PCB functions.

The SW pin is the switch node of the Buck regulator. The Power MOSFET is integrated, so connect this pin to VSYS through an external inductor. The VSYS pin is the 5V regulator output, which should be bypassed to ground with a 22µF ceramic capacitor.

Figure 10-3 MV-BUCK Switching Regulator Example






The output of the MV-BUCK is fixed at 5V and the switching frequency is 1.33MHz. This regulator supplies an external load on the PCB of at least 200mA - I<sub>OP;VSYS</sub> (The PAC operating V<sub>SYS</sub> current).

#### 10.6 Linear Regulators

The CPM includes three additional linear regulators. VSYS supplies these three regulators. Once VSYS is above 4V, these three additional 40mA linear regulators for VCCIO, VCC33, and VCORE supplies sequentially power up.

Figure 10-4 Linear Regulators Example



The figure above shows typical circuit connections for the linear regulators. The VCCIO regulator generates a dedicated 3.3V supply for IO. The VCC33 regulator generates a 3.3V supply for the analog peripherals in the MCU. The VCORE regulator generates a 1.9V supply for the MCU digital logic.

When VSYS, VCCIO, VCC33, and VCORE are all above their respective power good thresholds, and the configurable power on reset duration has expired, the microcontroller is initialized.


To enable true 5V IO in the PAC5256, the VCCIO and VSYS pins may be shorted together which will allow 5V drive output in all PAC5256 GPIO on the PD<x> and PE<x> pins.



### 10.7 Power-up Sequence

The CPM follows a typical power up sequence as in the Figure 10-5 below.

Figure 10-5 Power-Up Sequence



A typical sequence begins with power being applied to VM. When VM reaches 100V, the HV-BUCK controller is started. After the boot-strap capacitor is charged VP starts to rise. VP rises to 90% of the target setting of 15V (13.5V) within 5ms, then there is a 1ms delay and then the MV-BUCK is started. When the VSYS output of the MVBK rises to 4V, then there is a 0.5ms delay and the VCCIO LDO is enabled. Then there is a 0.5ms delay and the VCC33 LDO is enabled. Then there is a 0.5ms delay and the VCORE LDO is enabled.

There is then a 0.5ms delay and the power good threshold of all LDOs is checked. If all are OK, then there is an additional 1ms delay (TRST), then the POR signal is asserted to the MCU and it begins executing firmware.

During the firmware initialization process, the MCU may change the VP output voltage setting from the 15V default to 12V.

#### 10.8 Hibernate Mode

The PAC5256 can go into an ultra-low power hibernate mode via the microcontroller firmware or via the optional push button (PBTN, see *Push Button* description in *Configurable Analog Front End*). In hibernate mode, only a minimal amount of current is used by  $V_M$  (typically  $8\mu A$  at 170VDC), and the CPM controller and all internal regulators are shut down to eliminate power drain from the output supplies. The system exits hibernate mode after a wake-up timer duration (configurable from 125ms to 8s or infinite) has expired or, if push button enabled, after an additional push button event has been detected. When exiting the hibernate mode, the power manager goes through the start up cycle and the microcontroller is



reinitialized. Only the persistent power manager status bits (resets and faults) are retained during hibernation.

#### 10.9 Power Monitor

Whenever any of the  $V_{SYS}$ ,  $V_{CCIO}$ ,  $V_{CC33}$ , or  $V_{CORE}$  power supplies fall below their respective power good threshold voltage, a fault event is detected and the microcontroller is reset. The microcontroller stays in the reset state until  $V_{SYS}$ ,  $V_{CCIO}$ ,  $V_{CC33}$ , and  $V_{CORE}$  supplies are all good again and the reset time has expired.

These power supplies may also be monitored by the ADC. The PWRMON MUX allows the user to select which channels may be monitored by the ADC. The channels that may be monitored are shown below:

- VCORE
- V<sub>CORE</sub> \* 4/10
- V<sub>CC33</sub> \* 4/10
- Vccio \* 4/10
- Vsys \* 4/10
- VMS<sup>1</sup>
- VPTAT<sup>2</sup>
- VMS (buffered)

For details on how to select the power monitor channels using the ADC, see the section below on ADC Analog Input.

<sup>&</sup>lt;sup>1</sup> VMS is the scaled value of the VM power supply input. For more information on how to convert this value to volts, see the PAC5256 User Guide.

<sup>&</sup>lt;sup>2</sup> VPTAT is the internal temperature sensor value. For more information on how to convert this value to degrees C, see the PAC5256 User Guide.



## **10.10 Electrical Characteristics**

## Table 10-1 High-Voltage Buck Controller Electrical Characteristics

 $(V_M = 330V, V_P = 15V \text{ and } T_A = 25^{\circ}C \text{ unless otherwise specified})$ 

SYMBOL	PARAMETER	PARAMETER CONDITIONS		MIN	TYP	MAX	UNIT
$V_{M}$	Motor voltage range			0		600	٧
1	V <sub>M</sub> hibernate mode supply current	HIB = 1	VM = 170V		8	16	μΑ
Інів;∨м	v <sub>M</sub> nibernate mode supply current	пір = і	VM = 330V		18		μΑ
$V_{\text{UVLOR;VM}}$	V <sub>M</sub> UVLO rising threshold				82		V
$V_{\text{UVLOF;VM}}$	V <sub>M</sub> UVLO falling threshold				62		٧
V	Level-shifted driver source voltage	Repetitive, 10µs	pulse	-10		605	V
$V_{SRC}$	range	Steady state		0		600	V
$V_{BST}$	BST pin voltage range	Repetitive, 10µs	pulse	1		625	V
	Doct street supply with me years	Steady state		9		620	V
$V_{BS;BST}$	Boot-strap supply voltage range	V <sub>BST</sub> , relative to \	/ <sub>SRC</sub>	9		20	V
V <sub>UVLOR;BST</sub>	Boot-strap UVLO rising threshold				7		V
V <sub>UVLOF;BST</sub>	Boot-strap UVLO falling threshold				6.2		V
V <sub>DRM_MINON</sub>	DRM minimum on time				200		ns
V <sub>DRM_MINOFF</sub>	DRM minimum off time				1200		ns
$V_{REG;VP}$	V <sub>P</sub> output regulation voltage	V <sub>P</sub> = 15V		-5%	15	5%	V
M		V <sub>P</sub> rising			91		%
$V_{POKR;VP}$	V <sub>P</sub> power OK threshold	V <sub>P</sub> falling			87		%
$V_{\text{OVPR;VP}}$	V <sub>P</sub> OV protection threshold	V <sub>P</sub> rising			130		%
f <sub>SWM;DRM</sub>	Switching frequency programmable range			25		125	kHz
I <sub>SRC</sub>	Source node current output				100		mA
I <sub>SNK</sub>	Sink node current output				200		mA
$V_{\text{UVLOR;VP}}$	V <sub>P</sub> UVLO rising threshold				10		V
$V_{\text{UVLOF;VP}}$	V <sub>P</sub> UVLO falling threshold				8		٧
V <sub>CSM;ILIM</sub>	CSM current limit threshold			-10%	0.2	10%	V
	HV-BUCK inductor value				680		μH
R <sub>DSG</sub>	Discharge resistance				1		kΩ



### **Table 10-2 Medium-Voltage Buck Controller Electrical Characteristics**

 $(V_M = 330V, V_P = 15V \text{ and } T_A = 25^{\circ}C \text{ unless otherwise specified})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{VSYS}}$	V <sub>SYS</sub> output voltage accuracy		-3%	5	3%	V
F <sub>SW</sub>	Switching frequency		-5%	1.33	5%	MHz
I <sub>VSYS;LIM</sub>	V <sub>SYS</sub> peak current limit		320		450	mA
V	V nover OV threehold	Rising	4.25	4.5	4.75	V
$V_{POK;VSYS}$	V <sub>SYS</sub> power OK threshold	Falling		4.2		V
	V <sub>SYS</sub> power OK blanking delay			10		μS
	MV-BUCK inductor value	Current rating of at least 500mA	6.8 – 20%		10 + 20%	μН
V	V <sub>SYS</sub> UVLO	Rising		4.5		V
$V_{\text{UVLO;VSYS}}$		Falling		4.2		V
M	V <sub>SYS</sub> OVP	Rising		5.5		V
$V_{\text{OVP;VSYS}}$		Falling		5.2		V
R <sub>DSCH;VSYS</sub>	V <sub>SYS</sub> discharge resistance			2.5		kΩ



#### **Table 10-3 Linear Regulators Electrical Characteristics**

 $(V_P = 12V \text{ and } T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C unless otherwise specified})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CCIO</sub>	V <sub>CCIO</sub> output voltage	Load = 1mA	-3%	3.3	3%	V
V <sub>CCIO</sub>	V <sub>CCIO</sub> output voltage	Load = 1mA	-3%	3.3	3%	V
$V_{CORE}^3$	V <sub>CORE</sub> output voltage	Load = 1mA	-3%	1.9	3%	V
I <sub>LIM;VCCIO</sub>	V <sub>CCIO</sub> current limit		40	65		mA
I <sub>LIM;VCC33</sub>	V <sub>CC33</sub> current limit		40	65		mA
I <sub>LIM;VCORE</sub>	V <sub>CORE</sub> current limit		40	65		mA
	LDO current fold back			50		%
t <sub>POK;BLANK</sub>	Power OK blanking delay	V <sub>CCIO</sub> , V <sub>CC33</sub> , V <sub>CORE</sub>		10		μS
R <sub>DISCH</sub>	Output discharge resistance	LDO off		300		Ohm
C <sub>VCCIO</sub>	VCCIO stable output capacitance		1		10	μF
C <sub>VCC33</sub>	VCC33 stable output capacitance		1		10	μF
C <sub>VCORE</sub>	VCORE stable output capacitance		1		10	μF
$V_{\text{LDO;POK}}$	LDO power OK rising threshold	Hysteresis = 10%	85	90	95	%

#### **Table 10-4 Power Monitor Electrical Characteristics**

 $(T_A = -40$ °C to 105°C unless otherwise specified)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
k <sub>MON</sub> Power monitoring	Power menitoring voltage	V <sub>CORE</sub>		1		V/V
	Tower monitoring voltage	$V_{SYS}$ , $V_{CCIO}$ , $V_{CC33}$		0.4		V/ V

<sup>&</sup>lt;sup>3</sup> Note that the VCORE LDO may not have any other loads. The only connection to the VCORE pin should be a bypass capacitor to ground.



## **10.11 Typical Performance Characteristics**

(T<sub>A</sub> = 25°C unless otherwise specified)

Figure 10-6 VDDIO LDO Voltage vs. Current




Figure 10-7 VCC33 LDO Voltage vs. Current





Figure 10-8 VCORE LDO Voltage vs. Current





# 11 CONFIGURABLE ANALOG FRONT END (CAFE)


#### 11.1 Features

- 10 Configurable Analog I/O signals
  - o Gain mode, comparator mode, I/O mode, special mode
- 3 High-Performance, Configurable Differential Amplifiers
- 4 High-Performance, Configurable Single-Ended Amplifiers
- Two high-speed comparators with protection functions
- Phase to phase, phase to center-tap modes
- Bi-directional, asymmetric configurable comparator hysteresis
- Push-button input for entering/exiting hibernate mode
- Low-frequency Clock Output for safety applications
- Integrated VM sampling using ADC



## 11.2 Block Diagram

Figure 11-1 Configurable Analog Front End





### 11.3 Functional Description

The device includes a Configurable Analog Front End<sup>™</sup> (CAFE, Figure 11-1) accessible through 10 analog and I/O pins. These pins can be configured to form flexible interconnected circuitry made up of 3 differential programmable gain amplifiers, 4 single-ended programmable gain amplifiers, 10 protection comparators, and one buffer output.

Each of these pins can also be programmed as analog feed-through pins, or as analog front end I/O pins that can function as digital inputs or digital open-drain outputs. The PAC proprietary configurable analog signal matrix (CASM) and configurable digital signal matrix (CDSM) allow real time asynchronous analog and digital signals to be routed in flexible circuit connections for different applications. A push button function is provided for optional push button on, hibernate, and off power management function.

### 11.4 Differential Programmable Gain Amplifier (DA)

The DAxP and DAxN pin pair are positive and negative inputs, respectively, to a differential programmable gain amplifier. The differential gain can be programmable to be 1x, 2x, 4x, 8x, 16x, 32x, and 48x for zero-ohm signal source impedance. The differential programmable gain amplifier has -0.3V to 2.5V input common mode range, and its output can be configured for routing directly to the ADC premultiplexer, or through a sample-and-hold circuit synchronized with the ADC auto-sampling mechanism. Each differential amplifier is accompanied by offset calibration circuitry, and two protection comparators for protection event monitoring. The programmable gain differential amplifier is optimized for use with signal source impedance lower than  $500\Omega$  and with matched source impedance on both positive and negative inputs for minimal offset. The effective gain is scaled by  $13.5k / (13.5k + R_{SOURCE})$ , where  $R_{SOURCE}$  is the matched source impedance of each input.

Each differential amplifier is connected to a pair of AIO pins on the PAC5256. AIO<1:0> are connected to one differential amplifier; AIO<3:2> are connected to one differential amplifier and AIO<5:4> are connected to one differential amplifier.

### 11.5 Single-Ended Programmable Gain Amplifier (AMP)

Each AMPx input goes to a single-ended programmable gain amplifier with signal relative to V<sub>SS</sub>. The amplifier gain can be programmed to be 1x, 2x, 4x, 8x, 16x, 32x, and 48x, or as analog feed-through. The programmable gain amplifier output is routed via a multiplexer to the configurable analog signal matrix CASM.

#### 11.6 General Purpose Comparator (CMP)

The general-purpose comparator takes the CMPx input and compares it to either the programmable threshold voltage (V<sub>THREF</sub>) or a signal from the configurable analog signal matrix CASM. The comparator has 0V to V<sub>SYS</sub> input common mode range, and its polarity-selectable output is routed via a multiplexer to either a data input bit or the configurable digital signal matrix CDSM.



### 11.7 Phase Comparator (PHC)

The phase comparator takes the PHCx input and compares it to either the programmable threshold voltage (VTHREF) or a signal from the configurable analog signal matrix CASM. The comparison signal can be set to a phase reference signal generated by averaging the PHCx input voltages. In a three-phase motor control application, the phase reference signal acts as a virtual center tap for BEMF detection. The PHCx inputs are optionally fed through to the CASM. The PHC inputs can be compared to the virtual center-tap, or phase to phase for the most efficient BEMF zero-cross detection. The phase comparators have configurable asymmetric hysteresis.

The phase comparator has 0V to  $V_{SYS}$  input common mode range, and its polarity-selectable output is routed to a data input bit and to the phase/position multiplexer synchronized with the auto-sampling sequencers.

### 11.8 Protection Comparator (PCMP)

Two protection comparators are provided in association with each differential programmable gain amplifier, with outputs available to trigger protection events and accessible as read-back output bits. The high-speed protection (HP) comparator compares the AIO<n+1> pin to the 10-bit HP DAC output voltage, with full scale voltage of 2.5V. The limit protection (LP) comparator compares the differential programmable gain amplifier output to the 10-bit LP DAC output voltage, with full scale voltage of 2.5V.

Each protection comparator has a mask bit to prevent or allow it to trigger the main microcontroller interrupt IRQ1. Each protection comparator also has one mask bit to prevent or allow it to activate protection event PR. This protection event can be used directly by protection circuitry in the Application Specific Power Drivers (ASPD) to protect devices being driven.

### 11.9 Analog Output Buffer (BUF)

A subset of the signals from the configurable analog signal matrix CASM can be multiplexed to the AIO6 pin for external use. The buffer offset voltage can be minimized with the built-in swap function.

## 11.10 Analog Front End I/O (AIO)

The PAC5256 has 10 AlOx pins that are available. When in digital IO mode, each of these pins can be configured to be a digital input or digital open-drain output. The AlOx input or output signal can be set to a data input or output register bit, or multiplexed to one of the signals in the configurable digital signal matrix CDSM.

The signal can be set to active high (default) or active low, with V<sub>SYS</sub> supply rail. Where AlO<sub>6,7,8,9</sub> supports microcontroller interrupt for external signals. Each has two mask bits to prevent or allow rising or falling edge of its corresponding digital input to trigger second microcontroller interrupt IRQ2.



### 11.11 Push Button (PBTN)

When the user commands the PAC5256 into hibernate mode, the device is put into a very low-power state and the MCU is not powered. To exit from hibernate mode, the user may use the push-button (PBTN) to wake the system up.

When enabled, the PBTN can be used to detect a user active-low push button event and will wake-up the system from hibernate mode.

In addition, PBTN can also be used as a hardware reset for the microcontroller when it is held low for longer than 8s during normal operation. The PBTN input is active low and has a  $55k\Omega$  pull-up resistor to 3V.

#### 11.12 HP DAC and LP DAC

The 10-bit HP DAC can be used as the comparison voltage for the high-speed protection (HP) comparators, or routed for general purpose use via the AB2 signal in the CASM. The HP DAC output full scale voltage is 2.5V.


The 10-bit LP DAC can be used as the comparison voltage for the limit protection (LP) comparators, or routed for general purpose use via the AB3 signal in the CASM. The LP DAC output full scale voltage is 2.5V.



#### 11.13 ADC Analog Input

The PAC5256 has a number of different Analog Input channels that may be used for analog-to-digital conversion. The diagram below shows the hierarchy of muxes that are available for analog signal sampling.

Figure 11-2 ADC Analog Input Muxes



The PAC5256 contains three hierarchical muxes:

- ADC MUX
- AFE MUX
- PWRMON MUX

The ADC MUX is an 8-channel MUX local to the ADC on MCU that is directly controlled by either by registers in the MCU, or automatically by the ADC sequencer. The output of the ADC MUX is sampled by the ADC. The AD0 input to the ADC MUX is connected to the AFE MUX. ADC MUX input channels AD1-AD5 are directly connected to package pins on the PAC5256.

The AFE MUX is a 16-to-1 multiplexer that selects between the 3 differential programmable gain amplifier outputs, AB1 through AB9, temperature monitor signal (VPTAT), power monitor signal (from the PWRMON MUX), attenuated VP voltage and VREF. The output of the AFE MUX is connected to channel AD0 on the ADC MUX on the MCU. The ADC AFE MUX can be directly controlled or automatically scanned by the ADC sequencer through the high-speed EMUX channel select.

The PWRMON MUX is an 8-channel MUX that selects between the internal regulators on the PAC5256 for diagnostic purposes. The output of the PWRMON MUX is connected to channel AB11 on the AFE MUX. The MUX channel select is available through the SPI SOC bus between the MCU and AFE.

For more information on controlling the various MUXes for ADC and ADC sequencer sampling, see the PAC5256 User Guide.



## 11.14 Configurable Analog Signal Matrix (CASM)

The CASM has 9 general purpose analog signals labeled AB1 through AB9 that can be used for:

- Routing the single-ended programmable gain amplifier or analog feed-through output to AB1 through AB9
- Routing an analog signal via AB1, AB2, or AB3 to the negative input of a general-purpose comparator or phase comparator
- Routing the 10-bit HP DAC output to AB2
- Routing the 10-bit LP DAC output to AB3
- Routing analog signals via AB1 through AB12 to the ADC pre-multiplexer
- Routing phase comparator feed-through signals to AB7, AB8, and AB9, and averaged voltage to AB1

#### 11.15 Configurable Digital Signal Matrix (CDSM)

The CDSM has 7 general purpose bi-directional digital signals labeled DB1 through DB7 that can be used for:

- Routing the AIOx input to or output signals from DB1 through DB7
- Routing the general-purpose comparator output signals to DB1 through DB7

## 11.16 Low-Frequency Clock Output

The PAC5256 has a configurable low-frequency clock output. When enabled, the device will output a 250Hz, 50% duty cycle clock to the CLKOUT pin.

The supported clock frequencies are 250Hz, 500Hz, 1kHz or 2kHz.

#### 11.17 Cycle-by-cycle Current Limit

The PAC5256 contains hardware support for cycle by cycle current limit. The user may configure this feature to use the LPCOMP DAC as the current threshold. The CAFE will automatically perform duty cycle truncation to lower current at any time the associated phase current is greater than the setting of the LPCOMP DAC.



## 11.18 Integrated VM ADC Sampling

The PAC5256 contains integrated sampling of the VM (motor voltage) input using the ADC without having to dedicate an external pin to this sampling circuit on the PCB.

To sample the VM motor voltage (called VMS), the user should select the VMS voltage on the PWRMON MUX, and set the ADC AFE MUX to AB11 (PWRMON) and may use the ADC to sample channel AD0 to read this value.

In INFO FLASH, there are two linear sampling points for the VM ADC input: VMS100 and VMS200. These contain calibrated values for two sample points of VM = 100V and VM = 200V.

To calculate the actual VM sampling point, using the equation below.

VM = 100 \* (VMS\_ADC<sup>4</sup> - VMS100) / (VMS200 - VMS100) + 100V

These can be used to calibrate the measured VM voltage and can be used by algorithms that need an accurate VM voltage for control.

For more information on how to set the device registers to read VMS, see the Application Note on this topic.

#### 11.19 Temperature Warnings and Faults

The PAC5256 integrates a temperature sensor that is used for temperature protection and monitoring. The PAC5256 monitors the device temperature during operation for temperature warnings and faults.

If the device temperature reaches 140°C, the device enters the temperature warning state. When in this state, the device will continue to operate normally. The user may enable a maskable interrupt to notify the MCU of this event. While in the temperature warning state, if the temperature falls below 125°C, the device exits the temperature warning state.

If the device temperature reaches 170°C, the device enters the temperature fault state. When this state is entered, the Power Manager disables all of the power supplies, the ASPD and CAFE are disabled. The Power Manager will also set fault bits for the over-temperature and power supply failure conditions. While in this state, if the temperature falls below 155°C then the device will re-start the power supplies and the MCU will re-start. The MCU may check the fault bits to determine that this condition occurred when it is initializing itself.

-39-

For more details on temperature warning and fault handling, see the PAC5256 User Guide.

<sup>&</sup>lt;sup>4</sup> Power monitor sampled VMS voltage in ADC counts



#### 11.20 Temperature Monitoring

The PAC5256 has an integrated temperature sensor that may be sampled by the ADC in the MCU.

The voltage of the temperature sensor is called VPTAT. The PAC5256 stores calibration values for the temperature sensor in INFO FLASH. The MCU may calculate the device temperature by sampling VPTAT and using the calibration values stored in INFO FLASH.

For more information on how to calculate device temperature from VPTAT see the PAC5256 User Guide.

For details on how to select the temperature sensor channel using the ADC, see the section below on ADC Analog Input and the PAC5256 User Guide.

## 11.21 Voltage Reference

The reference block includes a 1.2V high-precision reference voltage used internally and for all the LDOs. There is also a high-accuracy 2.5V programmable reference for the ADC  $V_{REF}$  on the MCU. There is also a 4-level programmable threshold voltage  $V_{THREF}$  (0.1V, 0.2V, 0.5V, and 1.25V).



## 11.22 Electrical Characteristics

#### Table 11-1 Differential Programmable Gain Amplifier (DA) Electrical Characteristics (AIO<5:0>)

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ICMR;DA</sub>	Input common mode range		-0.3		2.5	V
$V_{OLR;DA}$	Output linear range		0.1		V <sub>SYS</sub> - 0.1	V
V <sub>SHR;DA</sub>	Sample and hold range		0.1		3.5	V
I <sub>CC;DA</sub>	Operating supply current	Each enabled amplifier		150	300	μΑ
V <sub>OS;DA</sub>	Input offset voltage	Gain = 8x	-8		8	mV
k <sub>CMRR;DA</sub>	Common mode rejection ratio			80		dB
	Slew rate	Gain = 8x				V/μs
R <sub>INDIF;DA</sub>	Differential input impedance			27		kΩ
t <sub>ST;DA</sub>	Settling time	To 1% of final value			360	ns
		Gain = 1x		1		
		Gain = 2x		2		
		Gain = 4x		4		
٨	Differential amplifier gain	Gain = 8x, $V_{DAxP}=V_{DAxN}=0V$ , $T_A = 25^{\circ}C$	-2		2	%
$A_{VZI;DA}$	(zero ohm source impedance)	Gain = 8x		8		
		Gain = 16x		16		
		Gain = 32x		32		
		Gain = 48x		48		



## Table 11-2 Single-Ended Programmable Gain Amplifier (AMP) Electrical Characteristics (AIO<9:6>)

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{\text{ICMR;AMP}}$	Input common mode range		0		V <sub>SYS</sub>	V
$V_{OLR;AMP}$	Output linear range		0.1		V <sub>SYS</sub> - 0.1	V
I <sub>CC;AMP</sub>	Operating supply current	Each enabled amplifier		80	120	μΑ
$V_{\text{OS;AMP}}$	Input offset voltage	Gain = 8x	-10		10	mV
	Slew rate	te Gain = 1x				V/μs
t <sub>ST;AMP</sub>	Settling time	To 1% of final value			360	ns
		Gain = 1x		1		
		Gain = 2x		2		
		Gain = 4x		4		
$A_{V;AMP}$	Amplifier gain	Gain = 8x, V <sub>AMPx</sub> =125mV, T <sub>A</sub> = 25°C	-2		2	%
		Gain = 16x		16		
		Gain = 32x		32		
		Gain = 48x		48		
t <sub>ST;AMP</sub>	Settling time	To 1% of final value			360	ns

#### Table 11-3 General Purpose Comparator (CMP) Electrical Characteristics (AIO<9:6>)

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{ICMR;CMP}$	Input common mode range		0		$V_{\text{SYS}}$	V
I <sub>CC;CMP</sub>	Operating supply current	Each enabled comparator		35	70	μА
V <sub>OS;CMP</sub>	Input offset voltage		-10		10	mV
V <sub>HYS;CMP</sub>	Hysteresis			22		mV
t <sub>DEL;CMP</sub>	Comparator delay				1	μs
t <sub>DELMODE;CMP</sub>	Mode change blanking delay			10		μS

30-Jun-19



## Table 11-4 Phase Comparator (PHC) Electrical Characteristics (AIO<9:6>)

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	PARAMETER CONDITIONS		TYP	MAX	UNIT
V <sub>ICMR;PHC</sub>	Input common mode range		0		$V_{\text{SYS}}$	V
I <sub>CC;PHC</sub>	Operating supply current	Each enabled comparator		35	70	μΑ
V <sub>OS;PHC</sub>	Input offset voltage		-10		10	mV
V <sub>HYS;PHC</sub>	Hysteresis			22		mV
t <sub>DEL;PHC</sub>	Comparator delay	10mV difference input			1	μs

#### Table 11-5 Special Mode Electrical Characteristics (AIO<9:7>)

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ICMR;SPEC</sub>	Input common mode range		0		$V_{\text{SYS}}$	V
I <sub>CC;SPEC</sub>	Operating supply current	perating supply current Each enabled comparator				
		AIO<9:7>HYS = 00b (0mV)		0		mV
	Comparator Hysteresis,	AIO<9:7>HYS = 01b (5mV)	4	6	8	mV
	HYSMODE = 0	AIO<9:7>HYS = 10b (10mV)	9	12	15	mV
W		AIO<9:7>HYS = 11b (20mV)	18	24	30	mV
V <sub>HSYS;SPEC</sub>		AIO<9:7>HYS = 00b (0mV)		0		mV
	Comparator Hysteresis, HYSMODE = 1	AIO<9:7>HYS = 01b (20mV)	18	24	30	mV
		AIO<9:7>HYS = 10b (40mV)	36	48	60	mV
		AIO<9:7>HYS = 11b (80mV)	72	96	120	mV

#### **Table 11-6 Special Mode Electrical Characteristics (AIO6)**

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>ICMR;SPEC</sub>	Input common mode range		0		V <sub>SYS</sub>	V
I <sub>CC;SPEC6</sub>	Operating supply current		60	120	μΑ	
V <sub>INOFF;SPEC6</sub>	Input offset voltage	out offset voltage				mV
I <sub>OUT;SPEC6</sub>	Output current			2		mA



#### Table 11-7 Analog Front End (AIO) Electrical Characteristics (AIO<9:0>)

( $T_A = -40$ °C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS		TYP	MAX	UNIT
V <sub>AIO</sub>	Pin voltage range		0		5	V
V <sub>IH;AIO</sub>	High-level input voltage	Input mode				V
V <sub>IL;AIO</sub>	Low-level input voltage	Input mode			0.8	V
R <sub>PD;AIO</sub>	Pull-down resistance	Input mode		1		МΩ
V <sub>OL;AIO</sub>	Low-level output voltage	I <sub>AIOx</sub> =10mA, open-drain output mode			0.3	V
I <sub>OL;AIO</sub>	Low-level output sink current	V <sub>AlOx</sub> = 0.4V, open-drain output mode	6	14		mA
I <sub>LK;AIO</sub>	High-level output leakage current	V <sub>AlOx</sub> = 5V, open-drain output mode		0	10	μА

#### Table 11-8 Push Button (PBTN) Electrical Characteristics (AIO6)

( $T_A = -40$ °C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
$V_{I;PBTN}$	Input voltage range		0		5	V
$V_{\text{IH;PBTN}}$	High-level input voltage		2.2			V
$V_{\text{IL;PBTN}}$	Low-level input voltage				0.8	V
R <sub>PU;PBTN</sub>	Pull-up resistance	To 3V, push-button input mode		50		kΩ

#### Table 11-9 HP DAC and LP DAC Electrical Characteristics

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V	DAC reference voltage	TA = 25°C	-0.5%	2.5	0.5%	- V
V <sub>DACREF</sub>		TA = -40°C to 105°C	-0.9%	2.5	0.9%	
	HP 10-bit DAN INL		-2		2	LSB
	HP 10-bit DAC DNL		-1		1	LSB
	LP 10-bit DAC INL		-2		2	LSB
	LP 10-bit DAC DNL		-1		1	LSB



## **Table 11-10 Low-Frequency Clock Output (CLKOUT)**

 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
F <sub>CLKOUT</sub>	Low-speed clock output frequency	CLKOUT 250Hz		250		Hz
_	_ Low-speed clock output frequency	T <sub>A</sub> = 25°C	-10		10	%
FCLKOUT;ERR	error	T <sub>A</sub> = -40°C - 105°C	-15		15	%

#### **Table 11-11 Temperature Protection**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>WARN</sub>	Temperature warning threshold			140		°C
T <sub>WARN;HYS</sub>	Temperature warning hysteresis			15		°C
T <sub>WARN;BLANK</sub>	Temperature warning blanking			10		μs
T <sub>FAULT</sub>	Temperature fault threshold			165		°C
T <sub>FAULT;HYS</sub>	Temperature fault hysteresis			15		°C
T <sub>FAULT;BLANK</sub>	Temperature fault blanking			10		μs




# 12 APPLICATION SPECIFIC POWER DRIVERS (ASPD)

#### 12.1 Features

- 3 high-side gate drivers with 250mA source and 500mA sink current
- 3 low-side gate drivers with 1A source and 1A sink current
- Fast fault protection
- Cycle-by-cycle current limit function
- Configurable driver break-before-make (BBM) safety function

## 12.2 Block Diagram

Figure 12-1 Application Specific Power Drivers






#### 12.3 Functional Description

The Application Specific Power Drivers<sup>™</sup> (ASPD, Figure 12-1) module handles power driving for power and motor control applications. The ASPD contains three low-side gate drivers (DRLx), three ultra-high-side gate drivers (DXHx). Each gate driver can drive an external IGBT switch in response to high-speed control signals from the microcontroller ports, and a pair of high-side and low-side gate drivers can form a half-bridge driver.

Figure 12-2 below shows typical gate driver connections and Table 12-1 shows the ASPD available resources. The ASPD gate drivers support up to a 600V source supply.

Figure 12-2 Typical Gate Driver Connections



**Table 12-1 Power Driver Resources** 

PART	LOW-S	IDE GATE DRIVER		HIGH-SIDE GATE	DRIVER
NUMBER	DRLx	SOURCE/SINK CURRENT	DXHx	SOURCE/BOOTSTRAP SUPPLY	SOURCE/SINK CURRENT
PAC5256	3	1A/1A	3	610V/630V	0.25A/0.5A

When the ASPD is not enabled, the high-side and low-side gate drivers are pulled-down to a safe state.

#### 12.4 Low-Side Gate Driver

The DRLx low-side gate driver drives the gate of an external IGBT switch between the low-level power ground rail and high-level V<sub>P</sub> supply rail. The DRLx output pin has sink and source output current capability of 1A. Each low-side gate driver is controlled by a microcontroller port signal.



#### 12.5 High-Side Gate Driver

The DXHx high-side gate driver drives the gate of an external MOSFET or IGBT switch between its low-level DXSx driver source rail and its high-level DXBx bootstrap rail. The DXSx pin can go up to 610V. The DXHx output pin has source output current capability of 0.25A and sink output current capability of 0.5A. The DXBx bootstrap pin can have a maximum operating voltage of up to 20V relative to the DXSx pin. The DXSx pin is designed to tolerate momentary switching negative spikes down to -10V without affecting the DXHx output state. Each high-side gate driver is controlled by a microcontroller port signal.


For bootstrapped high-side operation, connect an appropriate capacitor between DXBx and DXSx and a properly rated bootstrap diode from V<sub>P</sub> to DXBx.


#### 12.6 High-Side Switching Transients

Typical high-side switching transients are shown in Figure 10-1. To ensure functionality and reliability, the DXSx and DXBx pins must not exceed the peak and undershoot limit values shown. This should be verified by probing the DXSx and DXBx pins directly relative to VSS pin. A small resistor and diode clamp for the DXSx pin can be used to make sure that the pin voltage stays within the negative limit value. In addition, the high-side slew rate dV/dt must be kept within ±50V/ns for DXSx. This can be achieved by adding a resistor-diode pair in series, and an optional capacitor in parallel with the power switch gate. The parallel capacitor also provides a low impedance and close gate shunt against coupling from the switch drain.

These optional protection and slew rate controls are shown in Figure 10-1.

Figure 12-3 Gate Driver Switching Transients





(a) High-Side Switching Transients

(b) Optional Transient Protection and Slew Rate Control

#### 12.7 Gate Driver Fault Protection

The ASPD incorporates a configurable fault protection mechanism using protection signal from the Configurable Analog Front End (CAFE), designated as protection event 1 (PR) signal.

The DRL0/DRL1/DRL2 drivers are designated as low-side group 1. The DXH0/DXH1/DXH2 gate drivers are designated as high-side group 1. The PR signal from the CAFE can be used to disable low-side group 1, high-side group 1, or both depending on the PR mask bit settings.



#### 12.8 Gate Driver Pull Down

When the PAC5256 is powered-up, the input PWM from the MCU to the ASPD can be in an unknown state. To avoid any incorrect gate driver output, the ASPD includes pull-down resistors for the gate driver output as follows.

The high-side gate driver (DXHx) is pulled down to its source (DXSx) with a 5k resistor. The low-side gate driver (DRLx) is pulled down to ground using a 5k resistor.



## 12.9 Electrical Characteristics

#### **Table 12-2 Gate Driver Electrical Characteristics**

( $V_M$  = 330V,  $V_P$  = 15V, and  $T_A$  = -40°C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Low-Side Gate	Drivers (DRLx pins)					
$V_{\text{OH;DRL}}$	High-level output voltage	$I_{DRLx} = -50 \text{mA}$	V <sub>P</sub> -0.5			V
$V_{\text{OL;DRL}}$	Low-level output voltage	$I_{DRLx} = 50 \text{mA}$			0.35	V
I <sub>OHPK;DRL</sub>	Output high source current	10μs pulse		-1		Α
I <sub>OLPK;DRL</sub>	Output low sink current	10μs pulse		1		Α
High-Side Gate	e Drivers (DXHx, DXBx and DXSx pins)					
V	Level-shift driver source voltage	Repetitive, 10µs pulse	-10		605	V
$V_{DXS}$	range	Steady state	0		600	V
V	V 5	Repetitive, 10µs pulse	1		625	V
$V_{DXB}$	Bootstrap pin voltage range	Steady state	9		620	V
$V_{BS;DXB}$	Bootstrap supply voltage range	V <sub>DXBx</sub> , relative to V <sub>DXSx</sub>	9		20	V
$V_{\text{UVLO;DXB}}$	Bootstrap UVLO threshold	V <sub>DXBx</sub> rising, relative to respective V <sub>DXSx</sub> , Hysteresis = 0.5V	7	8	9	V
$I_{\rm BS;DXB}$	Bootstrap supply current			25	50	μА
$I_{OS;DXB}$	Offset supply current	$V_{DXBx} = V_{DXSx} = 600V$			10	μΑ
$V_{\text{OH;DXH}}$	High-Level output voltage	$I_{DXHx} = -50mA$	V <sub>DXBx</sub> -1			V
$V_{\text{OL;DXH}}$	Low-level output voltage	$I_{DXHx} = 50mA$			V <sub>DXSx</sub> +0.6	V
I <sub>OHPK;DXH</sub>	High-level pulsed peak source current	10μs pulse		-0.25		Α
I <sub>OLPK;DXH</sub>	Low-level pulsed peak sink current	10μs pulse		0.5		Α



## 13 SOC CONTROL SIGNALS

The MCU has access to the Analog Sub-system on the PAC5256 through certain digital peripherals. The functions that the MCU may access from the Analog Sub-System are:

- High-side and Low-side Gate Drivers
- SPI Interface for Analog Register Access
- ADC EMUX
- Analog Sub-system Interrupts
- CLKOUT low-speed clock

## 13.1 High-side and Low-Side Gate Drivers

The high-side and low-side gate drivers on the PAC5256 are controlled by PWM outputs of the timer peripherals on the MCU. The timer peripheral generates the PWM output. The PWM timer may be configured to generate a complementary PWM output (high-side and low-side gate drive signals) with hardware controlled dead-time.

These signals are sent to the gate drivers in the Analog Sub-system that create the high and low side gate drivers for the external inverter.

The user may choose to enable or not enable the DTG (Dead-time Generator). The diagram below shows the block diagram of the PWM timer, DTG and ASPD gate drivers.

PWM Timer

PWM Timer

DeadTime Generator

TxPWM<n>

DeadTime Generator

TxPWM<n>

DeadTime Generator

TxPWM<n>

DEADTxPWM<n>
DEADTxPWM
N
DEADTxPW
DEADTxPW
DEADTxPW
DEADTxPW

Figure 13-1 SOC Signals for Gate Drivers

Each timer peripheral that drives the DTG and ASPD Gate Drivers has two PWM outputs that are connected to the gate drivers: TxPWM<n> and TxPWM<n+4>. If the Dead-Time Generator is disabled TxPWM<n> is connected to the DRLx gate driver output and TxPWM<n+4> is connected to the DXHx gate driver output. If the DTG is enabled, the TxPWM<n+4> is used to generate the complementary high-side and low-side output to the gate driver. For applications that drive half-bridge or full-bridge topologies, the DTG will be enabled to allow a complementary output with dead-time insertion.



**Table 13-1 PWM to ASPD Gate Driver Options** 

Gate Driver	Timer PWM Input	GPIO Port/Pin						
Complementary Pair	Complementary Pair							
DXH0	DXH0 TAPWM4 PA6							
DRL0	TAPWM0	PA0						
Complementary Pair								
DXH1	TAPWM5	PA7						
DRL1	TAPWM1	PA1						
Complementary Pair								
DXH2	TAPWM6	PD7						
DRL2	TAPWM2	PA2						

Note in the table above that each phase has a complementary pair that is optimized for driving one half-bridge. Each half-bridge uses a pair of timer outputs that have dead-time insertion between them. The complementary pairs are grouped together in this table.



#### 13.2 SPI SOC Bus

The SPI SOC bus is used for reading and writing registers in the Analog Sub-System. The table below shows which peripherals and which IO pins should be used for this interface.

**Table 13-2 SPI SOC Bus Connections** 

SPI Signal	IO Pin
SCLK	PB4
MOSI	PB3
MISO	PB2
SS	PB1

## 13.3 CLKOUT Low-Speed Clock

The CLKOUT low-speed clock is an independent clock source that is generated by the AFE that can be used by applications that require a 2<sup>nd</sup> independent clock source.

The CLKOUT low-speed clock is available on the PA3 IO, which has the PWMA3, PWMA4 and PWMB0 CCR units available.

30-Jun-19



#### 13.4 ADC EMUX

The ADC EMUX is a write-only serial bus that the ADC sequencer uses for instructing the CAFE to perform MUX changes, activate Sample and Hold, etc.

The table below shows the MCU pins that are used by the ADC EMUX in the PAC5256.

**Table 13-3 SPI SOC Bus Connections** 

EMUX Signal	Description	IO Pin
EMUXC	EMUX Clock	PB5
EMUXD	EMUX Data	PB6

## 13.5 Analog Interrupts

The Analog sub-system has two interrupts that it can generate for different conditions. The table below shows the two different interrupts, the interrupt conditions and the IO pin that the interrupts are connected to.

**Table 13-4 Analog Interrupts** 


Analog IRQ	Interrupt Conditions	IO Pin
IRQ1	HPCOMP/LPCOMP Comparator Protection for Over-current and Over-Voltage events	PB0
IRQ2	BEMF and Special Mode Comparator, including phase to phase comparator, AIO6/AIO7/AIO8/AIO9 interrupt	PB7



# **14 ADC**

## 14.1 ADC Block Diagram

Figure 14-1 ADC with Sequencer





#### 14.2 Functional Description

#### 14.2.1 ADC

The analog-to-digital converter (ADC) is a 10-bit successive approximation register (SAR) ADC with 1µs conversion time and up to 1MSPS capability. The ADC input clock has a user-configurable divider from /1 to /8 of the system clock. The integrated analog multiplexer allows selection from up to 5 direct ADx inputs, and from up to 10 analog inputs signals in the Configurable Analog Front End (CAFE), including up to 3 differential input pairs. The ADC can be configured for repeating or non-repeating conversions and can interrupt the microcontroller when a conversion is finished.

#### 14.2.2 Auto-Sampling Sequencer

Two independent and flexible auto-sampling sequencer state machines allow signal sampling using the ADC without interaction from MCU. Each auto-sampling sequencer state machine can be programmed to take and store up to 8 samples each in the ADC result registers from different analog inputs, is able to control the ADC MUX and ADC AFE MUX as well as the precise timing of the S/H in the Configurable Analog Front-End (CAFE). The sampling start of the auto-sampling sequencer can be precisely triggered using timers A, B, C, or D or any of their associated PWM edges (high-to-low or low-to-high). It also supports manual start or a ping-pong-scheme, where one auto-sampling sequencer state machine triggers the other when it finishes sampling.

The auto-sampling sequencer can interrupt the microcontroller when either conversion sequence is finished.

#### 14.2.3 EMUX Control

A dedicated low latency interface controllable by the auto-sampling sequencer or register control allows changing the ADC pre-multiplexer and asserting/de-asserting the S/H circuit in the Configurable Analog Front-End (CAFE), allowing back to back conversions of multiple analog inputs without MCU interaction.

For more information on the ADC and Auto-Sequencer, see the PAC5256 User Guide.



## 14.3 Electrical Characteristics

#### **Table 14-1 ADC and Sequencer Electrical Characteristics**

 $(V_{CCIO} = 5V \text{ and } T_A = -40^{\circ}\text{C} \text{ to } 105^{\circ}\text{C} \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
ADC						
f <sub>ADCCLK</sub>	ADC conversion clock input				16	MHz
f <sub>ADCCONV</sub>	ADC conversion time	f <sub>ADCCLK</sub> = 16MHz			1	μS
	ADC resolution			10		bits
	ADC effective resolution		9.2			bits
	ADC differential non-linearity (DNL)			±0.5		LSB
	ADC integral non-linearity (INL)			±1		LSB
	ADC offset error			0.6		%FS
	ADC gain error			0.12		%FS
REFERENCE	VOLTAGE					
$V_{REFADC}$	ADC reference voltage input	V <sub>REF</sub> = 2.5V	-0.5%	2.5	0.5%	V
SAMPLE ANI	DHOLD					
t <sub>ADCSH</sub>	ADC sample and hold time	f <sub>ADCCLK</sub> = 16MHz		188		μS
$C_{ADCIC}$	ADC input capacitance	ADC MUX input		1.3		pF
INPUT VOLT	AGE RANGE					
V <sub>ADCIN</sub>	ADC input voltage range	ADC MUX input	0		V <sub>REFADC</sub>	V
EMUX CLOC	K SPEED					
f <sub>EMUXCLK</sub>	EMUX engine clock input				50	MHz




## 15 MEMORY SYSTEM

#### 15.1 Features

- 32kB Embedded FLASH
  - o 100,000 program/erase cycles
  - o 10 years data retention
- 256B INFO Embedded FLASH
  - Device ID, calibration data
- 8kB SRAM
  - o 50MHz read/write
  - Data storage or code execution
- SWD code protection

## 15.2 Memory System Block Diagram

Figure 15-1 Memory System



#### 15.3 Functional Description

The PAC5256 has multiple banks of embedded FLASH memory, SRAM memory as well as peripheral control registers that are program-accessible in a flat memory map.

## 15.4 Program FLASH

The PAC5256 Memory Controller provides access to 32 1kB pages of main program FLASH for a total of 32kB of FLASH through the system AHB bus. Each page may be individually erased or written while the MCU is executing instructions from SRAM.

#### 15.5 INFO FLASH

The PAC5256 Memory Controller contains a 256B read-only INFO memory. This memory contains device-specific information such as the device ID and calibration data for the device.



#### 15.6 **SRAM**

The PAC5256 Memory Controller provides access to the 8kB SRAM for non-persistent data storage. The SRAM memory supports word (4B), half-word (2B) and byte addresses with aligned access.

The PAC5256 Memory Controller can read or write data from RAM up to 50MHz. This can be a benefit for time-critical applications. This memory can also be used for program execution when modifying the contents of FLASH.

For more information on the PAC5256 Memory Controller, see the PAC5256 User Guide.

#### 15.7 SWD Protection

The PAC5256 allows the user to blow a fuse that prohibits use of the SWD serial interface.

This will prevent unauthorized users from accessing the contents of the device after customer production.



## 15.8 Electrical Characteristics

#### **Table 15-1 Memory System Electrical Characteristics**

 $(V_{CCIO} = 5V, T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT			
Embedded FLASH									
t <sub>READ;FLASH</sub>	FLASH read time		40			ns			
t <sub>WRITE;FLASH</sub>	FLASH write time		20			μS			
t <sub>PERASE;FLASH</sub>	FLASH page erase time				10	ms			
$N_{PERASE;FLASH}$	FLASH program/erase cycles			100k		cycles			
t <sub>DR;FLASH</sub>	FLASH data retention		10			years			
SRAM									
t <sub>ACC;SRAM</sub>	SRAM access time	Word (32-bits), aligned	20			ns			




# 16 SYSTEM AND CLOCK CONTROL

#### 16.1 Features

- Ring oscillator with 7.5MHz, 9.6MHz, 13.8MHz, and 25.7MHz settings
- High accuracy 1.25% trimmed 4MHz RC oscillator
- External clock input up to 10MHz
- PLL with 1MHz to 25 MHz input, and 3.5MHz to 100MHz output
- /1 to /8 clock divider for HCLK
- /1 to /128 clock divider for ACLK

#### 16.2 Block Diagram

Figure 16-1 Clock Control System





#### 16.3 Functional Description

#### 16.3.1 Free-Running Clock (FRCLK)

The free running clock (FRCLK) is generated from one of the 3 clock sources: ring oscillator, trimmed RC oscillator or external clock input. The FRCLK is used for the real-time clock (RTC), watchdog timer (WDT), input to the PLL, or FCLK source to clock the system in low power and sleep mode.

#### 16.3.2 Auxiliary Clock (ACLK)

The auxiliary clock (ACLK) is derived from FCLK with a /1, /2, to /128 divider, and supplies the timer and dead-time blocks. It can be clocked faster or slower than HCLK and can go as high as 100MHz.

#### 16.3.3 Clock Gating

The clock tree supports clock gating in deep-sleep mode for the timer block, ADC, SPI interface, I<sup>2</sup>C interface, UART interface, memory subsystem and the Arm<sup>®</sup> Cortex<sup>®</sup>-M0 itself.

#### 16.3.4 Ring Oscillator (ROSC)

The integrated ring oscillator (ROSC) is the default clock for the PAC5256. ROSC provides 4 different clocks with 7.5MHz, 9.6MHz, 13.8MHz, and 25.7MHz settings. After reset, the clock tree always defaults to this clock input with the lowest frequency setting.

#### 16.3.5 Trimmed 4MHz RC Oscillator

The 1.25% trimmed 4MHz RC oscillator provides an accurate clock suitable for many applications. It is also used to derive the clock for the Multi-Mode Power Manager.

#### 16.3.6 External Clock Input

The clock tree can be supplied with an external clock up to 10MHz.

#### 16.3.7 PLL

The integrated PLL input clock is supplied by the FRCLK with an input frequency range of 1MHz to 25MHz. The PLL output frequency is adjustable from 3.5MHz to 100MHz.



## 16.4 Electrical Characteristics

#### **Table 16-1 CCS Electrical Characteristics**

 $(T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C unless otherwise specified.})$ 

	unless otherwise specified.)					
SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Clock Tree (FRC	LK, FCLK, ACLK, and HCLK)					
f <sub>FRCLK</sub>	Free-running clock frequency				50	MHz
f <sub>FCLK</sub>	Fast clock frequency				100	MHz
f <sub>ACLK</sub>	Auxiliary clock frequency	After divider			100	MHz
f <sub>HCLK</sub>	System clock frequency	After divider			50	MHz
Internal Oscillato	ors					
		Frequency setting = 11b		7.5		
£	Ding appillator fraguency	Frequency setting = 10b		9.6		MHz
f <sub>ROSC</sub>	Ring oscillator frequency	Frequency setting = 01b		13.8		IVITZ
		Frequency setting = 00b		25.7		
	Trimmed RC oscillator frequency	T <sub>A</sub> = 25°C	3.95	4	4.05	MHz
t.			-1.25		1.25	%
f <sub>TRIM</sub>		T <sub>A</sub> = -40°C to 105°C	3.90	4	4.08	MHz
			2.5		2.0	%
	Trimmed RC oscillator clock iitter	T <sub>A</sub> = -40°C to 85°C		0.5		%
External Clock In	- 1 /	1				.1
f <sub>EXTCLK</sub>	External Clock Input Frequency				40	MHz
t <sub>HIGH;EXTCLK</sub>	External Clock High Time		10			ns
t <sub>LOW;EXTCLK</sub>	External Clock Low Time		10			ns
V <sub>IH;EXTCLK</sub>	External Clock Input high- level input voltage		2.1			V
V <sub>IL;EXTCLK</sub>	External Clock Input low-level input voltage				0.825	V
PLL						
f <sub>INPLL</sub>	PLL input frequency range		2		25	MHz
f <sub>OUTPLL</sub>	PLL output frequency range		3.5		100	MHz
	PLL setting time			0.5		ms
	DLL and all the	RMS		30		ps
	PLL period jitter	Peak to peak		±150		ps




# 17 ARM® CORTEX®-M0 MCU CORE

#### 17.1 Features

- Arm® Cortex®-M0 core
- Fast single-cycle 32-bit x 32-bit multiplier
- 24-bit SysTick timer
- Up to 50MHz operation
- Serial wire debug (SWD), with 4 break-point and 2 watch-point unit comparators
- Nested vectored interrupt controller (NVIC) with 25 external interrupts
- Wake-up interrupt controller (WIC) with GPIO, real-time clock (RTC) and watchdog timer (WDT) interrupts enabled
- Sleep and deep-sleep mode with clock gating

## 17.2 Block Diagram

Figure 17-1 Arm® Cortex®-M0 Microcontroller Core



#### 17.3 Functional Description

The Arm® Cortex®-M0 microcontroller core is configured for little endian operation and includes the fast single-cycle 32-bit multiplier and 24-bit SysTick timer and can operate at a frequency of up to 50MHz.

The microcontroller nested vectored interrupt controller (NVIC) supports 25 external interrupts for the device's peripherals and sub-systems. For low-latency interrupt processing, the NVIC also supports interrupt tail-chaining. The wake-up interrupt controller (WIC) is able to wake up the device from low-power modes using any GPIO interrupt, as well as from the RTC or WDT. The Arm® Cortex®-M0 supports both sleep and deep-sleep low-power modes. The deep-sleep mode supports clock gating to limit standby power even further.

Firmware debug support includes 4 break-point and 2 watch-point unit comparators using the serial wire debug (SWD) protocol. The serial wire debug mechanism can be disabled to prevent device access to the firmware in the field.

For more information on the detailed operation of the Microcontroller Core in the PAC5256, see the PAC5256 User Guide.



#### 17.4 Electrical Characteristics

#### **Table 17-1 MCU and Clock Control System Electrical Characteristics**


 $(T_A = -40^{\circ}C \text{ to } 105^{\circ}C \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>HCLK</sub>	Microcontroller Clock	HCLK			50	MHz
		ffrclk = fhclk = fAclk = ROSC 11b, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interfaces disabled		3.4		
		frclk = fhclk = faclk = ROSC 10b, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interfaces disabled		4		
		f <sub>FRCLK</sub> = f <sub>HCLK</sub> = f <sub>ACLK</sub> = ROSC 01b, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interfaces disabled		5.3		
I <sub>OP;VSYS</sub>	V <sub>SYS</sub> operating supply current	f <sub>FRCLK</sub> = f <sub>HCLK</sub> = f <sub>ACLK</sub> = ROSC 00b, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interfaces disabled		9		mA
		f <sub>FRCLK</sub> = f <sub>HCLK</sub> = f <sub>ACLK</sub> = CLKREF, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interfaces disabled		2.3		
		frclk = fhclk = faclk = 10MHz XTAL, PLL disabled, CPU halt; other clock sources, ADC, timers, and serial interfaces disabled		4.5		
		ffrclk = 4MHz CLKREF, fhclk = 50MHz, faclk = fourpll = 100MHz, CPU halt; other clock sources, ADC, timers, and serial interfaces disabled		23.3		
I <sub>Q;VCCIO</sub>	V <sub>CCIO</sub> quiescent supply current			0.02		mA

## 17.5 Typical Performance Characteristics

(Vsys = Vccio = 5V,  $T_A$  = -40°C to 105°C unless otherwise specified.)

**Figure 17-2 MCU Performance Characteristics** 



30-Jun-19




# **18 IO CONTROLLER**

## 18.1 Features

- 5V-compliant I/O PAx, PDx, PEx
- 3.3V-compliant I/O PCx
- Configurable drive strength on PAx, PDx, PEx
- Configurable pull-up or pull-down on PAx, PDx, PEx

## 18.2 Block Diagram

Figure 18-1 IO Controller Block Diagram





#### 18.3 Functional Description

The PAC can support up to 4 ports with 8 I/Os each from PAx, PCx, PDx, and PEx, in addition to the I/Os on the analog front end. All PAx, PCx, PDx, and PEx ports have interrupt capability with configurable interrupt edge.

PAx, PDx, and PEx I/Os use Vccio as the I/O supply voltage that is 5V on default parts (and 3.3V available from factory).

The drive current can be configured as 8mA or 16mA. They also support weak pull-up and pull-down to save external components.

PCx uses V<sub>CC33</sub> as its I/O supply voltage. The drive current is fixed to 8mA. PC0 to PC5 are also associated with analog inputs AD0 to AD5 to the ADC.

## 18.4 GPIO Current Injection

Under normal operation, there should not be current injected into the GPIOs on the device due to the GPIO voltage below ground or above the GPIO supply<sup>5</sup>. Current will be injected into the GPIO when the GPIO pin voltage is less than -0.3V or when greater than GPIO supply + 0.3V.

In order provide a robust solution when this situation occurs, the PAC52XX family of products allows a small amount of injected current into the GPIO pins, to avoid excessive leakage or device damage.

For information on the GPIO current injection thresholds, see the absolute maximum parameters for this device.

Sustained operation with the GPIO pin voltage greater than the GPIO supply or when the GPIO pin voltage is less than -0.3V may result in reduced lifetime of the device. GPIO current injection should only be a temporary condition.

<sup>&</sup>lt;sup>5</sup> VCC33 is the supply for any PC GPIO pin and VCCIO is the supply for any other GPIO pins.



## **18.5 Electrical Characteristics**

#### **Table 18-1 IO Controller Electrical Characteristics**

 $(V_{SYS} = V_{CCIO} = 5V$ , and  $T_A = -40$ °C to 105°C unless otherwise specified.)


	5V, and T <sub>A</sub> = -40°C to 105°C unless oth						
SYMBOL	PARAMETER	COND	ITIONS	MIN	TYP	MAX	UNIT
PAx, PDx, PI	Ex (3.3V Operation)						
$V_{IH}$	High-level input voltage			3			V
V <sub>IL</sub>	Low-level input voltage					0.8	V
	Low-level output sink current	V 0.4V	Drive Strength = 0b	7			m Λ
l <sub>OL</sub>	(Limited by I <sub>VSYS</sub> ) V <sub>OL</sub> = 0.4V	Drive Strength = 1b	15			mA	
	High-level output source	V 2.4V	Drive Strength = 0b			-7	mA
I <sub>OH</sub>	current (Limited by I <sub>VSYS</sub> )	V <sub>OH</sub> = 2.4V	Drive Strength = 1b			-15	
R <sub>PU</sub>	Weak pull-up resistance	V <sub>CCIO</sub> = 3.3V, pull-up enabled		47	74	104	kΩ
R <sub>PD</sub>	Weak pull-down resistance	V <sub>CCIO</sub> = 3.3V, pull-de	own enabled	50	84	121	kΩ
I <sub>IL</sub>	Input leakage current			-10		10	μА
Cx (3.3V O <sub>l</sub>	peration)						
V <sub>IH</sub>	High-level input voltage	V <sub>CC33</sub> = 3.3V		2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC33</sub> = 3.3V				0.8	V
I <sub>OL</sub>	Low-level output sink current	$V_{CC33} = 3.3V, V_{OL} = 0.4V$		7			mA
I <sub>ОН</sub>	High-level output source current	V <sub>CC33</sub> = 3.3V, V <sub>OH</sub> = 2.4V				-7	mA
I <sub>IL</sub>	Input leakage current	T <sub>A</sub> = 125°C		-10	0	10	μА



# 19 SERIAL INTERFACE

## 19.1 Block Diagram

Figure 19-1 Serial Interface Block Diagram





#### 19.2 Functional Description

The PAC5256 has up to three serial interfaces: I2C, UART and SPI.

#### 19.3 I<sup>2</sup>C Controller

The I<sub>2</sub>C controller is a configurable peripheral that can support various modes of operation:

- I<sup>2</sup>C master operation
  - Normal mode (100kHz), fast mode (400kHz), or fast mode plus (1MHz)
  - Single and multi-master
  - Synchronization (multi-master)
  - Arbitration (multi-master)
  - o 7-bit or 10-bit slave addressing
- I<sup>2</sup>C slave operation
  - o Normal mode (100kHz), fast mode (400kHz), or fast mode plus (1MHz)
  - Clock stretching
  - o 7-bit or 10-bit slave addressing

The I<sub>2</sub>C peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit data.

#### 19.4 UART Controller

The UART peripheral is a configurable peripheral that can support various features and modes of operation:

- Programmable clock selection
- National Instruments PC16550D compatible
- 16-deep transmit and receive FIFO and fractional clock divisor
- Up to 3.125Mbps communication speed (with HCLK = 50MHz)

The UART peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit data.

#### 19.5 SPI Controller

The device contains an SPI controller that can each be used in either master or slave operation, with the following features:

- SPI master operation
  - Control of up to three different SPI slaves
  - Operation up to 25MHz
  - Flexible multiple transmit mode for variable-size SPI data with user-defined chip-select behavior
  - Chip select "shaping" through programmable additional delay for chip-select setup, hold and wait time
  - for back-to-back transfers
- SPI master or slave operation



- Supports clock phase and polarity control
- o Data transmission/reception can be on 8-, 16-, 24- or 32-bit boundary
- Selectable data bit ordering (LSB or MSB first)
- o Programmable chip select polarity
- o Selectable "auto-retransmit" mode

The SPI peripheral may operate either by polling, or can be configured to be interrupt driven for both receive and transmit data.

## 19.6 Dynamic Characteristics

#### **Table 19-1 Serial Interface Dynamic Characteristics**

 $(V_{SYS} = V_{CCIO} = 5V, \text{ and } T_A = -40^{\circ}\text{C} \text{ to } 105^{\circ}\text{C} \text{ unless otherwise specified.})$ 

SYMBOL	PARAMETER	CONDITIONS M		TYP	MAX	UNIT
I <sup>2</sup> C			•			
		Standard mode (100kHz)	2.8			MHz
f <sub>I2CCLK</sub>	I <sup>2</sup> C input clock frequency	Full-speed mode (400kHz)	2.8			MHz
		Fast mode (1MHz)	6.14			MHz
UART						
f <sub>UARTCLK</sub>	USART input clock frequency				f <sub>HCLK</sub> /16	MHz
	UART baud rate	f <sub>HCLK</sub> = 50MHz			3.125	Mbps
SPI						
f <sub>SPICLK</sub>	USART input clock frequency	Master mode			f <sub>HCLK</sub> /2	MHz
	OSAKT Input clock frequency	Slave mode			f <sub>HCLK</sub> /2	MHz



#### Table 19-2 I<sup>2</sup>C Dynamic Characteristics


 $(V_{SYS} = V_{CCIO} = 5V$ , and  $T_A = -40$ °C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
		Standard mode	0		100	kHz
f <sub>SCL</sub>	SCL clock frequency	Full-speed mode	0		400	kHz
		Fast mode	0		1000	kHz
		Standard mode	4.7			μs
$t_{LOW}$	SCL clock low	Full-speed mode	1.3			μs
		Fast mode	0.5			μs
		Standard mode	4.0			μs
$t_{HIGH}$	SCL clock high	Full-speed mode	0.6			μs
		Fast mode	0.26			μs
		Standard mode	4.0			μs
t <sub>HD;STA</sub>	Hold time for a repeated START condition	Full-speed mode	0.6			μs
		Fast mode	0.26			μs
	Set-up time for a repeated START condition	Standard mode	4.7			μs
t <sub>SU;STA</sub>		Full-speed mode	0.6			μs
		Fast mode	0.26			μs
	Data hold time	Standard mode	0		3.45	μs
t <sub>HD;DAT</sub>		Full-speed mode	0		0.9	μs
		Fast mode	0			μs
		Standard mode	250			ns
t <sub>SU;DAT</sub>	Data setup time	Full-speed mode	100			ns
		Fast mode	50			ns
		Standard mode	4.0			μs
t <sub>SU;STO</sub>	Set-up time for STOP condition	Full-speed mode	0.6			μs
		Fast mode	0.26			μs
		Standard mode	4.7			μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition	Full-speed mode	1.3			μs
		Fast mode	0.5			μs
		Standard mode			1000	ns
t <sub>r</sub>	Rise time for SDA and SCL	Full-speed mode	20		300	ns
		Fast mode			120	ns
	Fall time (an ODA 100)	Standard mode			300	ns
t <sub>f</sub>	Fall time for SDA and SCL	Full-speed mode			300	ns



		Fast mode	120	ns
C <sub>b</sub>	Capacitive load for each bus line	Standard mode, full-speed mode	400	pF
		Fast mode	550	pF

## Figure 19-2 I<sup>2</sup>C Timing Diagram






#### **Table 19-3 SPI Dynamic Characteristics**

( $V_{SYS} = V_{CCIO} = 5V$ , and  $T_A = -40$ °C to 105°C unless otherwise specified.)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SCLK;HIGH</sub>	SPICLK Input High Time	SPICLK = 25MHz	30			ns
t <sub>SCLK;LOW</sub>	SPICLK Input low Time		30			ns
t <sub>ss;sclk</sub>	SPICSn to SPICLK Time		120			ns
t <sub>ss;mosi</sub>	SPICSn to SPIMISO High-impedance time		10		50	ns
t <sub>r(SCLK)</sub>	SPICLK Rise Time			10	25	ns
$t_{f(SCLK)}$	SPICLK Fall Time			10	25	ns
t <sub>r(MOSI)</sub>	SPIMOSI Rise Time			10	25	ns
$t_{f(MOSI)}$	SPIMOSI Fall Time			10	25	ns
t <sub>r(MISO)</sub>	SPIMISO Rise Time			10	25	ns
t <sub>f(MISO)</sub>	SPIMISO Fall Time			10	25	ns
t <sub>SU;MISO</sub>	SPIMISO Setup Time		20			ns
t <sub>H;MISO</sub>	SPIMISO Hold Time		20			ns

**Figure 19-3 SPI Timing Diagram** 





## 20 TIMERS

## 20.1 Block Diagram

Figure 20-1 PWM Timers Block Diagram






Figure 20-2 SOC Bus Watchdog and Wake-Up Timer





Figure 20-3 Real-Time Clock and Watchdog Timer



#### 20.2 Functional Description

The device includes 9 timers: timer A, timer B, timer C, timer D, watchdog timer 1 (WDT), watchdog timer 2, wake-up timer, real-time clock (RTC), and SysTick timer. The device supports up to 14 different PWM signals and has up to 7 dead-time controllers. Timers A, B, C and D can be concatenated to synchronize to a single clock and start/stop signal for applications that require a synchronized timer period between timers.

#### 20.2.1 Timer A

Timer A is a general purpose 16-bit timer with 8 PWM/capture and compare units. It has 4 pairs of PWM signals going into 4 dead-time controllers. Timer A can be concatenated with timers B, C, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.



#### 20.2.2 Timer B

Timer B is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller, as well as 2 additional compare units that can be used for additional system time bases for interrupts. Timer B can be concatenated with timers A, C, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

#### 20.2.3 Timer C

Timer C is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller. Timer C can be concatenated with timers A, B, and D to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

#### 20.2.4 Timer D

Timer D is a general purpose 16-bit timer with 2 PWM/capture and compare units. It has one pair of PWM signals going into one dead-time controller. Timer D can be concatenated with timers A, B, and C to synchronize the PWM/capture and compare units. It can use either ACLK or HCLK as clock input with an additional clock divider from /1 to /128.

#### 20.2.5 Watchdog Timer

The 24-bit watchdog timer (WDT) can be used for long time period measurements or periodic wake up from sleep mode.

The watchdog timer can be used as a system watchdog, or as an interval timer, or both. The watchdog timer can use either FRCLK or FCLK as clock input with an additional clock divider from /2 to /65536.

#### 20.2.6 SOC Bus Watchdog Timer

The watchdog timer 2 is used to monitor internal SOC Bus communication. It will trigger device reset if there is no SOC Bus communication to the AFE for 4s or 8s.

#### 20.2.7 Wake-Up Timer

The wake-up timer can be used for very low power hibernate and sleep modes to wake up the micro controller periodically.

It can be configured to be 125ms, 250ms, 500ms, 1s, 2s, 4, or 8s.

#### 20.2.8 Real-Time Clock

The 24-bit real-time clock (RTC) can be used for time measurements when an accurate clock source is used. This timer can also be used for periodic wake up from sleep mode. The RTC uses FRCLK as clock input with an additional clock divider from /2 to /65536.



# 21 THERMAL CHARACTERISTICS

#### **Table 21-1 Thermal Characteristics**


PARAMETER	VALUE	UNIT	
Operating ambient temperature range	-40 to 105	°C	
Operating junction temperature range	-40 to 125	°C	
Storage temperature range	-55 to 150	°C	
Lead temperature (Soldering, 10 seconds)	300	°C	
Junction-to-case thermal resistance ( $\Theta_{JC}$ )	2.897	°C/W	
Junction-to-ambient thermal resistance $(\Theta_{JA})$	23.36	°C/W	



# 22 APPLICATION EXAMPLES

The following simplified diagram shows an example of a 3-phase BLDC or PMSM motor application for FOC or BEMF control.


Figure 22-1 BLDC/PMSM Motor Application Example






# 23 PACKAGE OUTLINE AND DIMENSIONS

## 23.1 QFN1010-52 Package Outline and Dimensions



Notes

1. AL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER JEDEC MD-220.





TOP VIEW



## 24 LEGAL INFORMATION

Copyright © 2019 Active-Semi, Inc. All rights reserved.

All information provided in this document is subject to legal disclaimers.

Active-Semi reserves the right to modify its products, circuitry or product specifications without notice. Active-Semi products are not intended, designed, warranted or authorized for use as critical components in life-support, life-critical or safety-critical devices, systems, or equipment, nor in applications where failure or malfunction of any Active-Semi product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Active-Semi accepts no liability for inclusion and/or use of its products in such equipment or applications. Active-Semi does not assume any liability arising out of the use of any product, circuit, or any information described in this document. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Active-Semi or others. Active-Semi assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. Customers should evaluate each product to make sure that it is suitable for their applications. Customers are responsible for the design, testing, and operation of their applications and products using Active-Semi products. Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. All products are sold subject to Active-Semi's terms and conditions of sale supplied at the time of order acknowledgment. Exportation of any Active-Semi product may be subject to export control laws.

Active-Semi<sup>®</sup> and Power Application Controller<sup>®</sup> are registered trademarks of Active-Semi, Inc. The Active-Semi logo, Solutions for Sustainability<sup>TM</sup>, Power Application Controller<sup>TM</sup>, Micro Application Controller<sup>TM</sup>, Multi-Mode Power Manager<sup>TM</sup>, Configurable Analog Front End<sup>TM</sup>, and Application Specific Power Drivers<sup>TM</sup> are trademarks of Active-Semi. Inc.

Arm® and Cortex® and are registered trademarks of ARM Limited. All referenced brands and trademarks are the property of their respective owners.

For more information on this and other products, contact sales@active-semi.com or visit www.active-semi.com.