

Dual Synchronous, Fixed /Adjustable Output, 2.25MHz
Step-Down DC/DC Regulator

### **FEATURES**

- High Efficiency: Up to 95%
- 1.8V/800mA Fixed Output and 400mA Adjustable Output Voltage
- Only 40µA Quiescent Current (Both Channels)
- 2.25MHz Constant-Frequency Operation
- High Switch Current Limits: 1.2A and 0.7A
- No Schottky Diodes Required
- Low  $R_{DS(ON)}$  Internal Switches: 0.35 $\Omega$
- Current Mode Operation for Excellent Line and Load Transient Response
- Short-Circuit Protected
- Low Dropout Operation: 100% Duty Cycle
- Ultralow Shutdown Current: I<sub>0</sub> < 1µA</p>
- Power-On Reset Output
- Externally Synchronizable Oscillator
- Small, Thermally Enhanced 3mm × 3mm DFN Package

# **APPLICATIONS**

- PDAs/Palmtop PCs
- Digital Cameras
- Cellular Phones
- Portable Media Players
- PC Cards
- Wireless and DSL Modems

### DESCRIPTION

The LTC®3548-2 is a dual, constant-frequency, synchronous step-down DC/DC converter. Intended for low power applications, it operates from 2.5V to 5.5V input voltage range and has a constant 2.25MHz switching frequency, allowing the use of tiny, low cost capacitors and inductors with a profile  $\leq 1.2$ mm. For channel 1, the output voltage is fixed at 1.8V/800mA; for channel 2, the output voltage is adjustable from 0.6V to  $V_{IN}$  Internal synchronous  $0.35\Omega$ , 1.2A/0.7A power switches provide high efficiency without the need for external Schottky diodes.

A user selectable mode input is provided to allow the user to trade-off noise ripple for low power efficiency. Burst Mode® operation provides high efficiency at light loads, while pulse-skipping mode provides low noise ripple at light loads.

To further maximize battery run time, the P-channel MOSFETs are turned on continuously in dropout (100% duty cycle), and both channels draw a total quiescent current of only  $40\mu A$ . In shutdown, the device draws  $<1\mu A$ .

# TYPICAL APPLICATION





Figure 1. 2.5V/1.8V at 400mA/800mA Step-Down Regulators

# Efficiency and Power Loss vs Load Current






# **ABSOLUTE MAXIMUM RATINGS**

# PIN CONFIGURATION

### (Note 1)

V <sub>IN</sub> Voltages	0.3V to 6V
V <sub>OUT1</sub> , V <sub>FB2</sub> Voltages	$-0.3V$ to $V_{IN} + 0.3V$
RUN1, RUN2 Voltages	0.3V to V <sub>IN</sub>
MODE/SYNC Voltage	$-0.3V$ to $V_{IN} + 0.3V$
SW1, SW2 Voltages	$-0.3V$ to $V_{IN} + 0.3V$
POR Voltage	0.3V to 6V
Ambient Operating Temperature Rai	nge
(Note 2)	40°C to 85°C
Junction Temperature (Note 5)	125°C
Storage Temperature Range	65°C to 125°C



# ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3548EDD-2#PBF	LTC3548EDD-2#TRPBF	LCDK	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{IN} = 3.6V$ , unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{IN}$	Operating Voltage Range		•	2.5		5.5	V
I <sub>FB2</sub>	Feedback Pin Input Current		•			30	nA
V <sub>FB2</sub>	Feedback Voltage of Channel 2 (Note 3)	$\begin{array}{l} 0^{\circ}C \leq T_{A} \leq 85^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array}$	•	0.588 0.585	0.6 0.6	0.612 0.612	V
V <sub>OUT1</sub>	Output Voltage of Channel 1 (Note 3)	$ \begin{array}{l} 0^{\circ}C \leq T_{A} \leq 85^{\circ}C \\ -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \end{array} $	•	1.764 1.755	1.8 1.8	1.836 1.836	V
$\Delta V_{LINEREG}$	Reference Voltage Line Regulation	V <sub>IN</sub> = 2.5V to 5.5V (Note 3)			0.3	0.5	%/V
$\Delta V_{LOADREG}$	Output Voltage Load Regulation	(Note 3)			0.5		%
I <sub>S</sub>	Input DC Supply Current (Note 4) Active Mode Sleep Mode Shutdown	$V_{OUT1}$ = 1.5V, $V_{FB2}$ = 0.5V $V_{OUT1}$ = 1.9V, $V_{FB2}$ = 0.63V, MODE/SYNC = 3.6V RUN = 0V, $V_{IN}$ = 5.5V, MODE/SYNC = 0V			700 40 0.1	950 60 1	μΑ μΑ μΑ
f <sub>OSC</sub>	Oscillator Frequency	V <sub>OUT1</sub> = 1.8V, V <sub>FB2</sub> = 0.6V	•	1.8	2.25	2.7	MHz
f <sub>SYNC</sub>	Synchronization Frequency				2.25		MHz
I <sub>LIM</sub>	Peak Switch Current Limit Channel 1 Peak Switch Current Limit Channel 2	V <sub>IN</sub> = 3V, Duty Cycle <35% V <sub>IN</sub> = 3V, V <sub>FB2</sub> = 0.5V, Duty Cycle <35%		0.95 0.6	1.2 0.7	1.6 0.9	A A
R <sub>DS(ON)</sub>	Top Switch On-Resistance Bottom Switch On-Resistance	(Note 6) (Note 6)			0.35 0.30	0.45 0.45	Ω
I <sub>SW(LKG)</sub>	Switch Leakage Current	$V_{IN} = 5V$ , $V_{RUN} = 0V$ , $V_{FB2} = 0V$ , $V_{OUT1} = 0V$			0.01	1	μА



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . $V_{IN} = 3.6 \,^{\circ}\text{V}$ , unless otherwise specified. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>MODE</sub>	Mode Threshold Low Mode Threshold High			0 V <sub>IN</sub> – 0.5		0 .5 V <sub>IN</sub>	V
POR	Power-On Reset Threshold	V <sub>OUT1</sub> , V <sub>FB2</sub> Ramping Down, MODE/SYNC = 0V			-8.5		%
	Power-On Reset On-Resistance				100	200	Ω
	Power-On Reset Delay				262,144		Cycles
$V_{RUN}$	RUN Threshold		•	0.3	1	1.5	V
I <sub>RUN</sub>	RUN Leakage Current		•		0.01	1	μА

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3548-2 is guaranteed to meet specified performance from 0°C to 85°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:** The LTC3548-2 is tested in a proprietary test mode that connects the output of the error amplifier to an outside servo loop.


**Note 4:** Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency.


**Note 5:**  $T_J$  is calculated from the ambient  $T_A$  and power dissipation  $P_D$  according to the following formula:  $T_J = T_A + (P_D \cdot \theta_{JA})$ .


**Note 6:** The DFN switch on-resistance is guaranteed by correlation to wafer level measurements.

# TYPICAL PERFORMANCE CHARACTERISTICS TA = 25°C

 $T_A = 25$ °C unless otherwise specified.











# TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C unless otherwise specified.










25 50 75


TEMPERATURE (°C)


0


100 125


35482 G07











35482fb




0.585


<del>-</del>50


-25

# TYPICAL PERFORMANCE CHARACTERISTICS

 $T_A = 25$ °C unless otherwise specified.







### PIN FUNCTIONS

**V<sub>OUT1</sub>** (**Pin 1**): Output Voltage Feedback for Channel 1. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.

**RUN1** (Pin 2): Regulator 1 Enable. Forcing this pin to  $V_{IN}$  enables regulator 1, while forcing it to GND causes regulator 1 to shut down. This pin must be driven; do not float.

 $V_{IN}$  (Pin 3): Input Power Supply. Must be closely decoupled to GND.

**SW1 (Pin 4):** Regulator 1 Switch Node Connection to the Inductor. This pin swings from  $V_{\text{IN}}$  to GND.

**GND (Pin 5):** Ground. This pin is not connected internally. Connect to PCB ground for optimum shielding.

**MODE/SYNC (Pin 6):** Combination Mode Selection and Oscillator Synchronization. This pin controls the operation of the device. When tied to  $V_{IN}$  or GND, Burst Mode operation or pulse-skipping mode is selected, respectively. Do not float this pin. The oscillation frequency can be synchronized to an external oscillator applied to this pin and pulse-skipping mode is automatically selected.

**SW2 (Pin 7):** Regulator 2 Switch Node Connection to the Inductor. This pin swings from  $V_{\text{IN}}$  to GND.


**POR** (**Pin 8**): Power-On Reset. This common-drain logic output is pulled to GND when the output voltage falls below -8.5% of regulation and goes high after 117ms when both channels are within regulation.

**RUN2** (Pin 9): Regulator 2 Enable. Forcing this pin to  $V_{\text{IN}}$  enables regulator 2, while forcing it to GND causes regulator 2 to shut down. This pin must be driven; do not float.

**V<sub>FB2</sub> (Pin 10):** Output Feedback. Receives the feedback voltage from the external resistive divider across the output. Normal voltage for this pin is 0.6V.

**Exposed Pad (GND) (Pin 11):** Ground. Connect to the (-) terminal of  $C_{OUT}$ , and (-) terminal of  $C_{IN}$ . Must be connected to PCB ground for electrical contact and rated thermal performance.

# **BLOCK DIAGRAM**



# **OPERATION**

The LTC3548-2 uses a constant-frequency, current mode architecture. The operating frequency is set at 2.25MHz and can be synchronized to an external oscillator. Both channels share the same clock and run in-phase. To suit a variety of applications, the selectable MODE pin allows the user to choose between low noise and high efficiency.

The output voltage for channel 1 is set by an internal divider returned to the  $V_{OUT1}$  pin. The output voltage for channel 2 is set by an external divider returned to the  $V_{FB2}$  pin. An error amplifier compares the feedback output voltage with a reference voltage of 0.6V and adjusts the peak inductor current accordingly. An undervoltage comparator will pull the  $\overline{POR}$  output low if the output voltage is not above -8.5% of the reference voltage. The  $\overline{POR}$  output will go high after 262,144 clock cycles (about 117ms in pulse-skipping mode) of achieving regulation.

### **Main Control Loop**

During normal operation, the top power switch (P-channel MOSFET) is turned on at the beginning of a clock cycle when the  $V_{FB}$  voltage (see the Block Diagram) is below the the reference voltage. The current into the inductor and the load increases until the current limit is reached. The switch turns off and energy stored in the inductor flows through the bottom switch (N-channel MOSFET) into the load until the next clock cycle.

The peak inductor current is controlled by the internally compensated  $I_{TH}$  voltage, which is the output of the error amplifier. This amplifier compares the  $V_{FB}$  to the 0.6V reference. When the load current increases, the  $V_{FB}$  voltage decreases slightly below the reference. This decrease causes the error amplifier to increase the  $I_{TH}$  voltage until the average inductor current matches the new load current. The main control loop is shut down by pulling the RUN pin to ground.

### **Low Current Operation**

By selecting MODE/SYNC (Pin 6), two modes are available to control the operation of the LTC3548-2 at low currents. Both modes automatically switch from continuous operation to the selected mode when the load current is low.

To optimize efficiency, the Burst Mode operation can be selected. When the load is relatively light, the LTC3548-2 automatically switches into Burst Mode operation in which the PMOS switch operates intermittently based on load demand with a fixed peak inductor current. By running cycles periodically, the switching losses which are dominated by the gate charge losses of the power MOSFETs are minimized. The main control loop is interrupted when the output voltage reaches the desired regulated value. A voltage comparator trips when  $I_{TH}$  is below 0.35V, shutting off the switch and reducing the power. The output capacitor and the inductor supply the power to the load until  $I_{TH}$  exceeds 0.65V, turning on the switch and the main control loop which starts another cycle.

For lower ripple noise at low currents, the pulse-skipping mode can be used. In this mode, the LTC3548-2 continues to switch at a constant frequency down to very low currents, where it will begin skipping pulses. The efficiency in pulse-skipping mode can be improved slightly by connecting the SW node to the MODE/SYNC input which reduces the clock frequency by approximately 30%.

### **Dropout Operation**

When the input supply voltage decreases toward the output voltage, the duty cycle increases to 100% which is the dropout condition. In dropout, the PMOS switch is turned on continuously with the output voltage being equal to the input voltage minus the voltage drops across the internal P-channel MOSFET and the inductor.

An important design consideration is that the  $R_{DS(ON)}$  of the P-channel switch increases with decreasing input supply voltage (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3548-2 is used at 100% duty cycle with low input voltage (see Thermal Considerations in the Applications Information section).

### **Low Supply Operation**

To prevent unstable operation, the LTC3548-2 incorporates an undervoltage lockout circuit that shuts down the part when the input voltage drops below about 1.65V.



A general LTC3548-2 application circuit is shown in Figure 2. External component selection is driven by the load requirement, and begins with the selection of the inductor L. Once the inductor is chosen,  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  can be selected.




Figure 2. LTC3548-2 General Schematic

#### Inductor Selection

Although the inductor does not influence the operating frequency, the inductor value has a direct effect on ripple current. The inductor ripple current  $\Delta I_L$  decreases with higher inductance and increases with higher  $V_{IN}$  or  $V_{OUT}$ :

$$\Delta I_{L} = \frac{V_{OUT}}{f_{O} \cdot L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Accepting larger values of  $\Delta I_L$  allows the use of low inductances, but results in higher output voltage ripple, greater core losses, and lower output current capability. A reasonable starting point for setting ripple current is  $\Delta I_L = 0.3 \bullet I_{OUT(MAX)}$ , where  $I_{OUT(MAX)}$  is 800mA for channel 1 and 400mA for channel 2. The largest ripple current  $\Delta I_L$  occurs at the maximum input voltage. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$L \ge \frac{V_{OUT}}{f_0 \bullet \Delta I_L} \bullet \left( 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right)$$

The inductor value will also have an effect on Burst Mode operation. The transition from low current operation begins when the peak inductor current falls below a level set by the burst clamp. Lower inductor values result in higher ripple current which causes this to occur at lower load currents. This causes a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.

#### Inductor Core Selection

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and do not radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3548-2 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3548-2 applications.

**Table 1. Representative Surface Mount Inductors** 

PART	VALUE	DCR	MAX DC	SIZE
Number	(µH)	(Ω MAX)	CURRENT (A)	W × L × H (mm <sup>3</sup> )
Sumida CDRH3D16	2.2 3.3 4.7	0.075 0.110 0.162	1.20 1.10 0.90	3.8 × 3.8 × 1.8
Sumida	1.5	0.068	0.900	3.2 × 3.2 × 1.2
CDRH2D11	2.2	0.170	0.780	
Sumida	2.2	0.116	0.950	4.4 × 5.8 × 1.2
CMD4D11	3.3	0.174	0.770	
Murata	1.0	0.060	1.00	2.5 × 3.2 × 2.0
LQH32CN	2.2	0.097	0.79	
Toko	2.2	0.060	1.08	2.5 × 3.2 × 2.0
D312F	3.3	0.260	0.92	
Panasonic	3.3	0.17	1.00	4.5 × 5.4 × 1.2
ELT5KT	4.7	0.20	0.95	

### Input Capacitor (C<sub>IN</sub>) Selection

In continuous mode, the input current of the converter is a square wave with a duty cycle of approximately  $V_{OUT}/V_{IN}$ . To prevent large voltage transients, a low equivalent series resistance (ESR) input capacitor sized for the maximum



RMS current must be used. The maximum RMS capacitor current is given by:

$$I_{RMS} \approx I_{MAX} \, \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

where the maximum average output current  $I_{MAX}$  equals the peak current minus half the peak-to-peak ripple current,  $I_{MAX} = I_{LIM} - \Delta I_{L}/2$ .

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case is commonly used to design because even significant deviations do not offer much relief. Note that capacitor manufacturer's ripple current ratings are often based on only 2000 hours lifetime. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet the size or height requirements of the design. An additional 0.1µF to 1µF ceramic capacitor is also recommended on  $V_{IN}$  for high frequency decoupling, when not using an all ceramic capacitor solution.

# **Output Capacitor (COUT) Selection**

The selection of  $C_{OUT}$  is driven by the required ESR to minimize voltage ripple and load step transients. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple  $(\Delta V_{OUT})$  is determined by:

$$\Delta V_{OUT} \approx \Delta I_{L} \left( ESR + \frac{1}{8 \cdot f_{0} \cdot C_{OUT}} \right)$$

where  $f_0$  = operating frequency,  $C_{OUT}$  = output capacitance and  $\Delta I_L$  = ripple current in the inductor. The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage. With  $\Delta I_L$  = 0.3 •  $I_{OUT(MAX)}$  the output ripple will be less than 100mV at maximum  $V_{IN}$  and  $f_0$  = 2.25MHz with:

$$ESR_{COLIT} < 150m\Omega$$

Once the ESR requirements for  $C_{OUT}$  have been met, the RMS current rating generally far exceeds the  $I_{RIPPLE(P-P)}$  requirement, except for an all ceramic solution.

In surface mount applications, multiple capacitors may have to be paralleled to meet the capacitance, ESR or

RMS current handling requirement of the application. Aluminum electrolytic, special polymer, ceramic and dry tantalum capacitors are all available in surface mount packages. The OS-CON semiconductor dielectric capacitor available from Sanyo has the lowest ESR (size) product of any aluminum electrolytic at a somewhat higher price. Special polymer capacitors, such as Sanyo POSCAP, Panasonic Special Polymer (SP) and Kemet A700, offer very low ESR, but have a lower capacitance density than other types. Tantalum capacitors have the highest capacitance density, but they have a larger ESR and it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalums, available in case heights ranging from 2mm to 4mm. Aluminum electrolytic capacitors have a significantly larger ESR, and are often used in extremely cost-sensitive applications provided that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have the lowest ESR and cost, but also have the lowest capacitance density, a high voltage and temperature coefficient, and exhibit audible piezoelectric effects. In addition, the high Q of ceramic capacitors along with trace inductance can lead to significant ringing.

In most cases,  $0.1\mu F$  to  $1\mu F$  of ceramic capacitors should also be placed close to the LTC3548-2 in parallel with the main capacitors for high frequency decoupling.

# **Ceramic Input and Output Capacitors**

Higher value, lower cost ceramic capacitors are now becoming available in smaller case sizes. These are tempting for switching regulator use because of their very low ESR. Unfortunately, the ESR is so low that it can cause loop stability problems. Solid tantalum capacitor ESR generates a loop zero at 5kHz to 50kHz that is instrumental in giving acceptable loop phase margin. Ceramic capacitors remain capacitive to beyond 300kHz and usually resonate with their ESL before ESR becomes effective. Also, ceramic caps are prone to temperature effects which requires the designer to check loop stability over the operating temperature range. To minimize their large temperature and voltage coefficients, only X5R or X7R ceramic capacitors should be used. A good selection of ceramic capacitors is available from Taiyo Yuden, AVX, Kemet, TDK and Murata.





Great care must be taken when using only ceramic input and output capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output can induce ringing at the  $V_{IN}$  pin. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, the ringing at the input can be large enough to damage the part.

Since the ESR of a ceramic capacitor is so low, the input and output capacitor must instead fulfill a charge storage requirement. During a load step, the output capacitor must instantaneously supply the current to support the load until the feedback loop raises the switch current enough to support the load. The time required for the feedback loop to respond is dependent on the compensation and the output capacitor size. Typically, 3 to 4 cycles are required to respond to a load step, but only in the first cycle does the output drop linearly. The output droop,  $V_{DROOP}$ , is usually about 2 to 3 times the linear drop of the first cycle. Thus, a good place to start is with the output capacitor size of approximately:

$$C_{OUT} \approx 2.5 \frac{\Delta I_{OUT}}{f_0 \bullet V_{DROOP}}$$

More capacitance may be required depending on the duty cycle and load step requirements.

In most applications, the input capacitor is merely required to supply high frequency bypassing, since the impedance to the supply is very low. A  $10\mu F$  ceramic capacitor is usually enough for these conditions.

# Setting the Output Voltage for Channel 2

The LTC3548-2 develops a 0.6V reference voltage between the feedback pin,  $V_{FB2}$ , and the ground as shown in Figure 2. The output voltage,  $V_{OUT2}$ , is set by a resistive divider according to the following formula:

$$V_{OUT2} = 0.6V \left(1 + \frac{R2}{R1}\right)$$

Keeping the current small ( $<5\mu A$ ) in these resistors maximizes efficiency, but making them too small may allow stray capacitance to cause noise problems and reduce the phase margin of the error amp loop.

To improve the frequency response, a feed forward capacitor  $C_F$  may also be used. Great care should be taken to route the  $V_{OUT1}$ ,  $V_{FB2}$  line away from noise sources, such as the inductor or the SW line.

#### **Power-On Reset**

The POR pin is an open-drain output which pulls low when either regulator is out of regulation. When both output voltages are above -8.5% of regulation, a timer is started which releases POR after 2<sup>18</sup> clock cycles (about 117ms in pulse-skipping mode). This delay can be significantly longer in Burst Mode operation with low load currents, since the clock cycles only occur during a burst and there could be milliseconds of time between bursts. This can be bypassed by tying the POR output to the MODE/SYNC input, to force pulse-skipping mode during a reset. In addition, if the output voltage faults during Burst Mode sleep, POR could have a slight delay for an undervoltage output condition. This can be avoided by using pulse-skipping mode instead. When either channel is shut down, the POR output is pulled low, since one or both of the channels are not in regulation.

### **Mode Selection and Frequency Synchronization**

The MODE/SYNC pin is a multipurpose pin which provides mode selection and frequency synchronization. Connecting this pin to  $V_{\text{IN}}$  enables Burst Mode operation, which provides the best low current efficiency at the cost of a higher output voltage ripple. Connecting this pin to ground selects pulse-skipping mode, which provides the lowest output ripple, at the cost of low current efficiency.

The LTC3548-2 can also be synchronized to an external 2.25MHz clock signal by the MODE/SYNC pin. During synchronization, the mode is set to pulse-skipping and the top switch turn-on is synchronized to the rising edge of the external clock.

LINEAR

### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{LOAD}$  • ESR, where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$ , generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. During this recovery time,  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem.

The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second-order overshoot/DC ratio cannot be used to determine phase margin. In addition, a feed forward capacitor,  $C_F$ , can be added to improve the high frequency response, as shown in Figure 2. Capacitor  $C_F$  provides phase lead by creating a high frequency zero with R2, which improves the phase margin.

The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Application Note 76.

In some applications, a more severe transient can be caused by switching loads with large (>1µF) load input capacitors. The discharged load input capacitors are effectively put in parallel with  $C_{OUT}$ , causing a rapid drop in  $V_{OUT}$ . No regulator can deliver enough current to prevent this problem, if the switch connecting the load has low resistance and is driven quickly. The solution is to limit the turn-on speed of the load switch driver. A Hot Swap<sup>TM</sup> controller is designed specifically for this purpose and usually incorporates current limiting, short-circuit protection, and soft-starting.

Hot Swap is a trademark of Linear Technology Corporation.

### **Efficiency Considerations**

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

% Efficiency = 
$$100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC3548-2 circuits: 1)  $V_{IN}$  quiescent current, 2) switching losses, 3)  $I^2R$  losses, 4) other losses.

- 1. The  $V_{IN}$  current is the DC supply current given in the Electrical Characteristics which excludes MOSFET driver and control currents.  $V_{IN}$  current results in a small (<0.1%) loss that increases with  $V_{IN}$ , even at no load.
- 2. The switching current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge dQ moves from  $V_{IN}$  to ground. The resulting dQ/dt is a current out of  $V_{IN}$  that is typically much larger than the DC bias current. In continuous mode,  $I_{GATECHG} = f_{O}(Q_{T} + Q_{B})$ , where  $Q_{T}$  and  $Q_{B}$  are the gate charges of the internal top and bottom MOSFET switches. The gate charge losses are proportional to  $V_{IN}$  and thus their effects will be more pronounced at higher supply voltages.
- 3.  $I^2R$  losses are calculated from the DC resistances of the internal switches,  $R_{SW}$ , and external inductor,  $R_L$ . In continuous mode, the average output current flows through inductor L, but is chopped between the internal top and bottom switches. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET  $R_{DS(ON)}$  and the duty cycle (D) as follows:

$$R_{SW} = (R_{DS(ON)TOP})(D) + (R_{DS(ON)BOT})(1 - D)$$





The  $R_{DS(ON)}$  for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain  $I^2R$  losses:

$$I^2R$$
 losses =  $I_{OUT}^2(R_{SW} + R_L)$ 

4. Other hidden losses such as copper trace and internal battery resistances can account for additional efficiency degradations in portable systems. It is very important to include these system level losses in the design of a system. The internal battery and fuse resistance losses can be minimized by making sure that C<sub>IN</sub> has adequate charge storage and very low ESR at the switching frequency. Other losses including diode conduction losses during dead-time and inductor core losses generally account for less than 2% total additional loss.

#### **Thermal Considerations**

In a majority of applications, the LTC3548-2 does not dissipate much heat due to its high efficiency. However, in applications where the LTC3548-2 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will turn off and the SW node will become high impedance.

To prevent the LTC3548-2 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$T_{RISE} = P_D \bullet \theta_{JA}$$

where  $P_D$  is the power dissipated by the regulator and  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, T<sub>.I</sub>, is given by:

$$T_J = T_{RISE} + T_{AMBIENT}$$

As an example, consider the case when the LTC3548-2 is at an input voltage of 2.7V with a load current of 400mA and 800mA and an ambient temperature of 70°C. From the Typical Performance Characteristics graph of Switch

Resistance, the  $R_{DS(ON)}$  resistance of the main switch is  $0.425\Omega$ . Therefore, power dissipated by each channel is:

$$P_D = I^2 \cdot R_{DS(ON)} = 272 \text{mW} \text{ and } 68 \text{mW}$$

The DFN package junction-to-ambient thermal resistance,  $\theta_{JA}$ , is 40°C/W. Therefore, the junction temperature of the regulator operating in a 70°C ambient temperature is approximately:

$$T_J = (0.272 + 0.068) \cdot 40 + 70 = 83.6$$
°C

which is below the absolute maximum junction temperature of 125°C.

### **Design Example**

As a design example, consider using the LTC3548-2 in an portable application with a Li-Ion battery. The battery provides a  $V_{IN}$  = 2.8V to 4.2V. The load requires a maximum of 800mA in active mode and 2mA in standby mode. The output voltage is  $V_{OUT}$  = 1.8V. Since the load still needs power in standby, Burst Mode operation is selected for good low load efficiency.

First, calculate the inductor value for about 30% ripple current at maximum  $V_{\text{IN}}$ :

$$L \ge \frac{1.8V}{2.25MHz \cdot 240mA} \cdot \left(1 - \frac{1.8V}{4.2V}\right) = 1.9\mu H$$

Choosing a vendor's closest inductor value of  $2.2\mu H$ , results in a maximum ripple current of:

$$\Delta I_L = \frac{1.8V}{2.25MHz \cdot 2.2\mu} \cdot \left(1 - \frac{1.8V}{4.2V}\right) = 208mA$$

For cost reasons, a ceramic capacitor will be used.  $C_{OUT}$  selection is then based on load step droop instead of ESR requirements. For a 5% output droop:

$$C_{OUT} \approx 2.5 \frac{800 mA}{2.25 MHz \cdot (5\% \cdot 1.8V)} = 9.9 \mu F$$

A good standard value is  $10\mu F$ . Since the output impedance of a Li-Ion battery is very low,  $C_{IN}$  is typically  $10\mu F$ . Following the same procedure for  $V_{OUT2} = 2.5V$ , the inductor value is derived as  $4.7\mu H$  and the output capacitor value is  $4.7\mu F$ .



The output voltage,  $V_{OUT2}$ , can now be programmed by choosing the values of R1 and R2. To maintain high efficiency, the current in these resistors should be kept small. Choosing  $2\mu A$  with the 0.6V feedback voltage makes R1 approximately 280k. A close standard 1% resistor is 280k, and R2 is then 887k.

The POR pin is a common drain output and requires a pull-up resistor. A 100k resistor is used for adequate speed.

Figure 3 shows the complete schematic for this design example.

### **Board Layout Considerations**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3548-2. These items are also illustrated graphically in the layout diagram of Figure 4. Check the following in your layout:

 Does the capacitor C<sub>IN</sub> connect to the power V<sub>IN</sub> (Pin 3) and GND (Exposed Pad) as close as possible? This capacitor provides the AC current to the internal power MOSFETs and their drivers.

- 2. Are the C<sub>OUT</sub> and L1 closely connected? The (–) plate of C<sub>OUT</sub> returns current to GND and the (–) plate of C<sub>IN</sub>.
- 3. The resistor divider, R1 and R2, must be connected between the (+) plate of C<sub>OUT</sub> and a ground sense line terminated near GND (Exposed Pad). The feedback signals V<sub>OUT1</sub>, V<sub>FB2</sub> should be routed away from noisy components and traces, such as the SW line (Pins 4 and 7), and its trace should be minimized.
- 4. Keep sensitive components away from the SW pins. The input capacitor  $C_{\rm IN}$  and the resistors R1 to R2 should be routed away from the SW traces and the inductors.
- 5. A ground plane is preferred, but if not available, keep the signal and power grounds segregated with small signal components returning to the GND pin at one point and should not share the high current path of  $C_{IN}$  or  $C_{OUT}$ .
- 6. Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. These copper areas should be connected to  $V_{\text{IN}}$  or GND.




Figure 3. LTC3548-2 Typical Application





Figure 4. LTC3548-2 Layout Diagram (See Board Layout Checklist)




# PACKAGE DESCRIPTION


### **Low Ripple Buck Regulators Using Ceramic Capacitors**



#### **Efficiency vs Load Current**




### 1mm Profile Core and I/O Supplies



L2: COILTRONICS LP03310-472MX
\*IF C1 IS GREATER THAN 3" FROM POWER SOURCE,
ADDITIONAL CAPACITANCE MAY BE REQUIRED.

L1: COILTRONICS LP03310-222MX

### **Efficiency vs Load Current**





4EAD

# PACKAGE DESCRIPTION

# DD Package 10-Lead Plastic DFN (3mm $\times$ 3mm)

(Reference LTC DWG # 05-08-1699 Rev B)






#### NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE



# TYPICAL APPLICATION


2mm Height Lithium-Ion Single Inductor Buck-Boost Regulator and a Buck Regulator




- C1, C2: TAIYO YUDEN JMK316BJ106ML
- C3: MURATA GRM21BR60J475KA11B C6: KEMET C1206C226K9PAC D1: PHILIPS PMEG2010

- L1: MURATA LQH32CN2R2M33 L2: TOKO A914BYW-150M (D52LC SERIES)
- M1: SILICONIX Si2302DS

### **Efficiency vs Load Current**



### **Efficiency vs Load Current**



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1878	600mA (I <sub>OUT</sub> ), 550kHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.7V to 6V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 10 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, MSOP-8 Package
LT1940	Dual Output 1.4A (I <sub>OUT)</sub> , Constant 1.1MHz, High Efficiency Step-Down DC/DC Converter	$V_{IN}$ : 3V to 25V, $V_{OUT(MIN)}$ = 1.2V, $I_Q$ = 2.5mA, $I_{SD}$ = < 1 $\mu$ A, TSSOP-16E Package
LTC3405/LTC3405A	300mA (I <sub>OUT</sub> ), 1.5MHz, Synchronous Step-Down DC/DC Converters	96% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 20 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, ThinSOT Package
LTC3406/LTC3406B	600mA (I <sub>OUT</sub> ), 1.5MHz, Synchronous Step-Down DC/DC Converters	96% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> = 0.6V, I <sub>Q</sub> = 20 $\mu$ A, I <sub>SD</sub> < 1 $\mu$ A, ThinSOT Package
LT3407/LT3407-2	600mA/1.5MHz, 800mA/2.25MHz Dual Synchronous Step-Down DC/DC Converter	96% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 40 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, MSE, DFN Package
LTC3410/LTC3410B	300mA, 2.25MHz Synchronous Step-Down DC/DC Converters	95% Efficiency, V <sub>IN</sub> : 2.5V to 5.5V, V <sub>OUT(MIN)</sub> = 0.8V, I <sub>Q</sub> = 26 $\mu$ A, I <sub>SD</sub> < 1 $\mu$ A, SC70 Package
LTC3411	1.25A (I <sub>OUT</sub> ), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 60 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, MSOP-10 Package
LTC3412/LTC3412A	2.5A (I <sub>OUT</sub> ), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 60 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, TSSOP-16E Package
LTC3414	4A (I <sub>OUT</sub> ), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V <sub>IN</sub> : 2.25V to 5.5V, V <sub>OUT(MIN)</sub> = 0.8V, I <sub>Q</sub> = 64 $\mu$ A, I <sub>SD</sub> < 1 $\mu$ A, TSSOP-28E Package
LTC3548/LTC3548-1	800mA/400mA (I <sub>OUT</sub> ), 2.25MHz, Dual Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ : 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 40 $\mu$ A, $I_{SD}$ < 1 $\mu$ A, MSE, DFN-10 Packages