

# NB7V585M

## 1.8V / 2.5V Differential 2:1 Mux Input to 1:6 CML Clock/Data Fanout Buffer/Translator

### Multi-Level Inputs w/ Internal Termination

#### Description

The NB7V585M is a differential 1-to-6 CML clock/data distribution chip featuring a 2:1 Clock/Data input multiplexer with an input select pin. The  $INx/\overline{INx}$  inputs incorporate internal  $50\ \Omega$  termination resistors and will accept LVPECL, CML, or LVDS logic levels (see Figure 9). The NB7V585M produces six identical output copies of clock or data operating up to 6 GHz or 10 Gb/s, respectively. As such, NB7V585M is ideal for SONET, GigE, Fiber Channel, Backplane and other clock/data distribution applications. The 16 mA differential CML output structure provides matching internal  $50\ \Omega$  source terminations, 400 mV output swings when externally terminated with a  $50\ \Omega$  resistor to  $V_{CC}$  (see Figure 14) and is optimized for low skew and minimal jitter. The NB7V585M is powered with either 1.8 V or 2.5 V supply and is offered in a low profile 5x5 mm 32-pin QFN package.

Application notes, models, and support documentation are available at [www.onsemi.com](http://www.onsemi.com).

The NB7V585M is a member of the GigaComm™ family of high performance clock products.

#### Features


- Maximum Input Data Rate > 10 Gb/s
- Data Dependent Jitter < 10 ps
- Maximum Input Clock Frequency > 6 GHz
- Random Clock Jitter < 0.8 ps RMS, Max
- Low Skew 1:6 CML Outputs, 20 ps Max
- 2:1 Multi-Level Mux Inputs
- 175 ps Typical Propagation Delay
- 50 ps Typical Rise and Fall Times
- Differential CML Outputs, 330 mV Peak-to-Peak, Typical
- Operating Range:  $V_{CC} = 1.71\text{ V to }1.89\text{ V}$
- Internal  $50\ \Omega$  Input Termination Resistors
- $V_{REFAC}$  Reference Output
- QFN32 Package, 5 mm x 5 mm
- $-40^{\circ}\text{C to }+85^{\circ}\text{C}$  Ambient Operating Temperature
- These are Pb-Free Devices




ON Semiconductor®

<http://onsemi.com>

#### MARKING DIAGRAM\*




QFN32  
MN SUFFIX  
CASE 488AM



A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
▪ = Pb-Free Package

\*For additional marking information, refer to Application Note AND8002/D.

#### SIMPLIFIED LOGIC DIAGRAM



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

# NB7V585M




Figure 1. 32-Lead QFN Pinout (Top View)

Table 1. INPUT SELECT FUNCTION TABLE

| SEL* | CLK Input Selected |
|------|--------------------|
| 0    | IN0                |
| 1    | IN1                |

\*Defaults HIGH when left open.

Table 2. PIN DESCRIPTION

| Pin                      | Name                                                         | I/O                        | Description                                                                                                                                                                                                                                                                                                       |
|--------------------------|--------------------------------------------------------------|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1,4<br>5,8               | IN0, $\overline{\text{IN0}}$<br>IN1, $\overline{\text{IN1}}$ | LVPECL, CML,<br>LVDS Input | Non-inverted, Inverted, Differential Inputs                                                                                                                                                                                                                                                                       |
| 2,6                      | VT0, VT1                                                     |                            | Internal 100 $\Omega$ Center-tapped Termination Pin for IN0/ $\overline{\text{IN0}}$ and IN1/ $\overline{\text{IN1}}$                                                                                                                                                                                             |
| 31                       | SEL                                                          | LVTTTL/LVCMOS<br>Input     | Input Select pin; LOW for IN0 Inputs, HIGH for IN1 Inputs; defaults HIGH when left open                                                                                                                                                                                                                           |
| 10                       | NC                                                           | –                          | No Connect                                                                                                                                                                                                                                                                                                        |
| 11, 16, 18<br>23, 25, 30 | VCC                                                          | –                          | Positive Supply Voltage.                                                                                                                                                                                                                                                                                          |
| 29, 28<br>27, 26         | Q0, $\overline{\text{Q0}}$<br>Q1, $\overline{\text{Q1}}$     | CML Output                 | Non-inverted, Inverted Differential Outputs (Note 1).                                                                                                                                                                                                                                                             |
| 22, 21<br>20, 19         | Q2, $\overline{\text{Q2}}$<br>Q3, $\overline{\text{Q3}}$     | CML Output                 | Non-inverted, Inverted Differential Outputs (Note 1).                                                                                                                                                                                                                                                             |
| 15, 14<br>13, 12         | Q4, $\overline{\text{Q4}}$<br>Q5, $\overline{\text{Q5}}$     | CML Output                 | Non-inverted, Inverted Differential Outputs (Note 1).                                                                                                                                                                                                                                                             |
| 9, 17,<br>24, 32         | GND                                                          |                            | Negative Supply Voltage, connected to Ground                                                                                                                                                                                                                                                                      |
| 3<br>7                   | VREFAC0<br>VREFAC1                                           | –                          | Output Voltage Reference for Capacitor-Coupled Inputs, only                                                                                                                                                                                                                                                       |
| –                        | EP                                                           | –                          | The Exposed Pad (EP) on the QFN-32 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is electrically connected to the die, and must be electrically and thermally connected to GND on the PC board. |

1. In the differential configuration when the input termination pins (VT0, VT1) are connected to a common termination voltage or left open, and if no signal is applied on INn/ $\overline{\text{INn}}$  input, then, the device will be susceptible to self-oscillation. Qn/ $\overline{\text{Qn}}$  outputs have internal 50  $\Omega$  source termination resistors.
2. All VCC and GND pins must be externally connected to a power supply for proper operation.

# NB7V585M

**Table 3. ATTRIBUTES**

| Characteristics                                        |                                   | Value                |
|--------------------------------------------------------|-----------------------------------|----------------------|
| ESD Protection                                         | Human Body Model<br>Machine Model | > 4 kV<br>> 200 V    |
| Input Pullup Resistor ( $R_{PU}$ )                     |                                   | 75 k $\Omega$        |
| Moisture Sensitivity (Note 3)                          |                                   | Level 1              |
| Flammability Rating                                    | Oxygen Index: 28 to 34            | UL 94 V-0 @ 0.125 in |
| Transistor Count                                       |                                   | 308                  |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |                                   |                      |

3. For additional information, see Application Note AND8003/D.

**Table 4. MAXIMUM RATINGS**

| Symbol        | Parameter                                            | Condition 1        | Condition 2                          | Rating                   | Unit                                                       |
|---------------|------------------------------------------------------|--------------------|--------------------------------------|--------------------------|------------------------------------------------------------|
| $V_{CC}$      | Positive Power Supply                                | GND = 0 V          |                                      | 3.0                      | V                                                          |
| $V_{IO}$      | Input/Output Voltage                                 | GND = 0 V          | $-0.5 \leq V_{IO} \leq V_{CC} + 0.5$ | $-0.5$ to $V_{CC} + 0.5$ | V                                                          |
| $V_{INPP}$    | Differential Input Voltage $ I_{N_x} - I_{N_x} $     |                    |                                      | 1.89                     | V                                                          |
| $I_{IN}$      | Input Current Through $R_T$ (50 $\Omega$ Resistor)   |                    |                                      | $\pm 40$                 | mA                                                         |
| $I_{OUT}$     | Output Current                                       | Continuous Surge   |                                      | 34<br>40                 | mA                                                         |
| $I_{VREFAC}$  | $V_{REFAC}$ Sink/Source Current                      |                    |                                      | $\pm 1.5$                | mA                                                         |
| $T_A$         | Operating Temperature Range                          |                    |                                      | -40 to +85               | $^{\circ}\text{C}$                                         |
| $T_{stg}$     | Storage Temperature Range                            |                    |                                      | -65 to +150              | $^{\circ}\text{C}$                                         |
| $\theta_{JA}$ | Thermal Resistance (Junction-to-Ambient)<br>(Note 4) | 0 lfpm<br>500 lfpm | QFN-32<br>QFN-32                     | 31<br>27                 | $^{\circ}\text{C}/\text{W}$<br>$^{\circ}\text{C}/\text{W}$ |
| $\theta_{JC}$ | Thermal Resistance (Junction-to-Case)<br>(Note 4)    | Standard Board     | QFN-32                               | 12                       | $^{\circ}\text{C}/\text{W}$                                |
| $T_{sol}$     | Wave Solder<br>Pb-Free                               |                    |                                      | 265                      | $^{\circ}\text{C}$                                         |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

4. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

# NB7V585M

**Table 5. DC CHARACTERISTICS – CML OUTPUT**  $V_{CC} = 1.8\text{ V} \pm 5\%$  or  $2.5\text{ V} \pm 5\%$ ,  $GND = 0\text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (Note 5)

| Symbol | Characteristic | Min | Typ | Max | Unit |
|--------|----------------|-----|-----|-----|------|
|--------|----------------|-----|-----|-----|------|

## POWER SUPPLY CURRENT

|          |                                                                                                        |  |            |     |    |
|----------|--------------------------------------------------------------------------------------------------------|--|------------|-----|----|
| $I_{CC}$ | Power Supply Current (Inputs and Outputs Open)<br>$V_{CC} = 2.65\text{ V}$<br>$V_{CC} = 1.89\text{ V}$ |  | 235<br>210 | 260 | mA |
|----------|--------------------------------------------------------------------------------------------------------|--|------------|-----|----|

## CML OUTPUTS (Note 6)

|          |                                                                           |                                |                                |                                |    |
|----------|---------------------------------------------------------------------------|--------------------------------|--------------------------------|--------------------------------|----|
| $V_{OH}$ | Output HIGH Voltage<br>$V_{CC} = 2.5\text{ V}$<br>$V_{CC} = 1.8\text{ V}$ | $V_{CC} - 40$<br>2460<br>1760  | $V_{CC} - 20$<br>2480<br>1780  | $V_{CC}$<br>2500<br>1800       | mV |
| $V_{OL}$ | Output LOW Voltage<br>$V_{CC} = 2.5\text{ V}$<br>$V_{CC} = 1.8\text{ V}$  | $V_{CC} - 500$<br>2000<br>1300 | $V_{CC} - 400$<br>2100<br>1400 | $V_{CC} - 275$<br>2200<br>1500 | mV |

## DIFFERENTIAL INPUTS DRIVEN SINGLE-ENDED (Note 7) (Figure 6)

|           |                                                  |                |  |                |    |
|-----------|--------------------------------------------------|----------------|--|----------------|----|
| $V_{th}$  | Input Threshold Reference Voltage Range (Note 8) | 1050           |  | $V_{CC} - 100$ | mV |
| $V_{IH}$  | Single-Ended Input HIGH Voltage                  | $V_{th} + 100$ |  | $V_{CC}$       | mV |
| $V_{IL}$  | Single-Ended Input LOW Voltage                   | GND            |  | $V_{th} - 100$ | mV |
| $V_{ISE}$ | Single-Ended Input Voltage ( $V_{IH} - V_{IL}$ ) | 200            |  | 1200           | mV |

## $V_{REFAC}$

|             |                                                                                   |                |                |                |    |
|-------------|-----------------------------------------------------------------------------------|----------------|----------------|----------------|----|
| $V_{REFAC}$ | Output Reference Voltage @ 100 $\mu\text{A}$ for Capacitor – Coupled Inputs, Only | $V_{CC} - 625$ | $V_{CC} - 500$ | $V_{CC} - 400$ | mV |
|-------------|-----------------------------------------------------------------------------------|----------------|----------------|----------------|----|

## DIFFERENTIAL INPUTS DRIVEN DIFFERENTIALLY (Note 9) (Figures 4 and 7)

|           |                                                                          |      |  |                |               |
|-----------|--------------------------------------------------------------------------|------|--|----------------|---------------|
| $V_{IHD}$ | Differential Input HIGH Voltage ( $I_N, \bar{I}_N$ )                     | 1100 |  | $V_{CC}$       | mV            |
| $V_{ILD}$ | Differential Input LOW Voltage ( $I_N, \bar{I}_N$ )                      | GND  |  | $V_{CC} - 100$ | mV            |
| $V_{ID}$  | Differential Input Voltage ( $I_N, \bar{I}_N$ ) ( $V_{IHD} - V_{ILD}$ )  | 100  |  | 1200           | mV            |
| $V_{CMR}$ | Input Common Mode Range (Differential Configuration, Note 10) (Figure 9) | 1050 |  | $V_{CC} - 50$  | mV            |
| $I_{IH}$  | Input HIGH Current $I_N/\bar{I}_N$ ( $V_{TO} / V_{T1}$ Open)             | -150 |  | 150            | $\mu\text{A}$ |
| $I_{IL}$  | Input LOW Current $I_N/\bar{I}_N$ ( $V_{TO} / V_{T1}$ Open)              | -150 |  | 150            | $\mu\text{A}$ |

## CONTROL INPUT (SEL Pin)

|          |                                    |                      |    |                      |               |
|----------|------------------------------------|----------------------|----|----------------------|---------------|
| $V_{IH}$ | Input HIGH Voltage for Control Pin | $V_{CC} \times 0.65$ |    | $V_{CC}$             | mV            |
| $V_{IL}$ | Input LOW Voltage for Control Pin  | GND                  |    | $V_{CC} \times 0.35$ | mV            |
| $I_{IH}$ | Input HIGH Current                 | -150                 | 20 | +150                 | $\mu\text{A}$ |
| $I_{IL}$ | Input LOW Current                  | -150                 | 5  | +150                 | $\mu\text{A}$ |

## TERMINATION RESISTORS

|            |                                                                       |    |    |    |          |
|------------|-----------------------------------------------------------------------|----|----|----|----------|
| $R_{TIN}$  | Internal Input Termination Resistor (Measured from $IN_x$ to $VT_x$ ) | 45 | 50 | 55 | $\Omega$ |
| $R_{TOUT}$ | Internal Output Termination Resistor                                  | 45 | 50 | 55 | $\Omega$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.


- Input and output parameters vary 1:1 with  $V_{CC}$ .
- CML outputs ( $Q_n/\bar{Q}_n$ ) have internal 50  $\Omega$  source termination resistors and must be externally terminated with 50  $\Omega$  to  $V_{CC0}$  for proper operation.
- $V_{th}$ ,  $V_{IH}$ ,  $V_{IL}$  and  $V_{ISE}$  parameters must be complied with simultaneously.
- $V_{th}$  is applied to the complementary input when operating in single-ended mode.
- $V_{IHD}$ ,  $V_{ILD}$ ,  $V_{ID}$  and  $V_{CMR}$  parameters must be complied with simultaneously.
- $V_{CMR}$  min varies 1:1 with GND,  $V_{CMR}$  max varies 1:1 with  $V_{CC}$ . The  $V_{CMR}$  range is referenced to the most positive side of the differential input signal.

**Table 6. AC CHARACTERISTICS**  $V_{CC} = 1.8 \text{ V} \pm 5\%$  or  $2.5 \text{ V} \pm 5\%$ ,  $GND = 0 \text{ V}$ ,  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  (Note 11)


| Symbol             | Characteristic                                                                                                                               | Min        | Typ        | Max        | Unit                 |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------|------------|------------|------------|----------------------|
| $f_{MAX}$          | Maximum Input Clock Frequency, $V_{OUTPP} \geq 200 \text{ mV}$                                                                               | 6.0        | 7.0        |            | GHz                  |
| $f_{DATAMAX}$      | Maximum Operating Input Data Rate (PRBS23)                                                                                                   | 10         |            |            | Gbps                 |
| $V_{OUTPP}$        | Output Voltage Amplitude (See Figures 4, Note 15)<br>$f_{in} \leq 4.0 \text{ GHz}$<br>$f_{in} \leq 6.0 \text{ GHz}$                          | 250<br>200 | 400<br>325 |            | mV                   |
| $t_{PLH}, t_{PHL}$ | Propagation Delay to Output Differential @ 1 GHz,<br>Measured at Differential Crosspoint<br>$IN_x/IN_x^-$ to $Q_n/\bar{Q}_n$<br>SEL to $Q_n$ | 125        | 175<br>200 | 250<br>300 | ps                   |
| $t_{PLH TC}$       | Propagation Delay Temperature Coefficient                                                                                                    |            | 100        |            | fs/ $^\circ\text{C}$ |
| $t_{SKEW}$         | Output – Output Skew (Within Device) (Note 12)<br>Device – Device Skew ( $t_{pd \text{ Max}} - t_{pd \text{ min}}$ )                         |            |            | 30<br>50   | ps                   |
| $t_{DC}$           | Output Clock Duty Cycle (Reference Duty Cycle = 50%) $f_{in} \leq 4.0 \text{ GHz}$                                                           | 45         | 50         | 55         | %                    |
| $t_{JITTER}$       | Output Random Jitter (RJ) (Note 13)<br>Deterministic Jitter (DJ) (Note 14)<br>$f_{in} \leq 6.0 \text{ GHz}$<br>$f_{in} \leq 10 \text{ Gbps}$ |            | 0.2        | 0.8<br>10  | ps rms<br>ps pk-pk   |
| $V_{INPP}$         | Input Voltage Swing (Differential Configuration) (Note 15)                                                                                   | 100        |            | 1200       | mV                   |
| $t_r, t_f$         | Output Rise/Fall Times @ 1 GHz (20% – 80%)<br>$Q_n, \bar{Q}_n$                                                                               |            | 50         | 65         | ps                   |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

11. Measured using a 400 mV source, 50% duty cycle clock source. All outputs must be loaded with external  $50 \Omega$  to  $V_{CC}$ . Input edge rates 40 ps (20% – 80%).
12. Skew is measured between outputs under identical transitions and conditions. Duty cycle skew is defined only for differential operation when the delays are measured from cross-point of the inputs to the crosspoint of the outputs.
13. Additive RMS jitter with 50% duty cycle clock signal.
14. Additive Peak-to-Peak data dependent jitter with input NRZ data at PRBS23.
15. Input and output voltage swing is a single-ended measurement operating in differential mode.



**Figure 2. Output Voltage Amplitude ( $V_{OUTPP}$ ) vs. Input Frequency ( $f_{IN}$ ) at Ambient Temperature (Typical)**



**Figure 3. Input Structure**




Figure 4. Differential Inputs Driven Differentially




Figure 5. AC Reference Measurement




Figure 6. Differential Input Driven Single-Ended




Figure 7. Differential Inputs Driven Differentially




Figure 8.  $V_{th}$  Diagram




Figure 9.  $V_{CMR}$  Diagram




Figure 10. Typical CML Output Structure and Termination

## NB7V585M




Figure 11. LVPECL Interface




Figure 12. LVDS Interface




Figure 13. Standard 50 Ω Load CML Interface




Figure 14. Capacitor-Coupled  
Differential Interface  
( $V_T$  Connected to  $V_{REFAC}$ )

\* $V_{REFAC}$  bypassed to ground with a 0.01  $\mu$ F capacitor

### ORDERING INFORMATION


| Device        | Package            | Shipping <sup>†</sup> |
|---------------|--------------------|-----------------------|
| NB7V585MMNG   | QFN32<br>(Pb-Free) | 74 Units / Rail       |
| NB7V585MMNR4G | QFN32<br>(Pb-Free) | 1000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NB7V585M

## PACKAGE DIMENSIONS

QFN32 5\*5\*1 0.5 P  
CASE 488AM-01  
ISSUE O




### NOTES:

1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| MILLIMETERS |           |       |       |
|-------------|-----------|-------|-------|
| DIM         | MIN       | NOM   | MAX   |
| A           | 0.800     | 0.900 | 1.000 |
| A1          | 0.000     | 0.025 | 0.050 |
| A3          | 0.200 REF |       |       |
| b           | 0.180     | 0.250 | 0.300 |
| D           | 5.00 BSC  |       |       |
| D2          | 2.950     | 3.100 | 3.250 |
| E           | 5.00 BSC  |       |       |
| E2          | 2.950     | 3.100 | 3.250 |
| e           | 0.500 BSC |       |       |
| K           | 0.200     | ---   | ---   |
| L           | 0.300     | 0.400 | 0.500 |

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GigaComm is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative