SN54F283, SN74F283 4-BIT BINARY FULL ADDERS WITH FAST CARRY

SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Full-Carry Look-Ahead Across the Four Bits
- Systems Achieve Partial Look-Ahead Performance With the Economy of Ripple Carry
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

description

The 'F283 is a full adder that performs the addition of two 4-bit binary words. The sum (Σ) outputs are provided for each bit and the resultant carry (C4) output is obtained from the fourth bit.

The device features full internal look-ahead across all four bits generating the carry term C4 in typically 5.7 ns. This capability provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form. End-around carry can be accomplished without the need for logic or level inversion.


The 'F283 can be used with either all-active-high (positive logic) or all-active-low (negative logic) operands.

The SN54F283 is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74F283 is characterized for operation from 0°C to 70°C.


logic symbol[†]

SN74F283			CKAGE PACKAGE)
Σ2 [1	16] V _{CC}
B2 [2	15] B3
A2 [3	14] A3
Σ1 [4	13] Σ3
A1 [5	12] A4
B1 [6	11] B4
C0 [7	10] Σ4
GND [8	9] C4

SN54F283 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright $\ensuremath{\textcircled{}}$ 1993, Texas Instruments Incorporated

POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251-1443

SN54F283, SN74F283 4-BIT BINARY FULL ADDERS WITH FAST CARRY SDFS069A – D2932, MARCH 1987 – REVISED OCTOBER 1993

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

			F	UNCTIO	N TABL	E				
						OUTF	PUTS			
	INP	JTS		WF	IEN C0 :	= L	WHEN C0 = H			
				WH	IEN C2 :	= L	WH	IEN C2 =	= H	
A1	B1	A2	B2	Σ1	Σ2	C2	Σ1	Σ2	C2	
A3	B3	A4	B4	Σ 3	Σ 4	C4	Σ 3	Σ 4	C4	
L	L	L	L	L	L	L	Н	L	L	
н	L	L	L	Н	L	L	L	Н	L	
L	н	L	L	Н	L	L	L	Н	L	
н	н	L	L	L	Н	L	Н	Н	L	
L	L	Н	L	L	Н	L	Н	Н	L	
н	L	н	L	н	н	L	L	L	н	
L	н	н	L	н	н	L	L	L	н	
н	н	н	L	L	L	Н	Н	L	н	
L	L	L	н	L	н	L	Н	н	L	
н	L	L	н	н	н	L	L	L	н	
L	н	L	н	н	н	L	L	L	н	
н	н	L	н	L	L	Н	Н	L	н	
L	L	н	н	L	L	Н	Н	L	Н	
н	L	н	н	н	L	Н	L	н	Н	
L	н	н	н	н	L	Н	L	н	Н	
н	н	н	н	L	н	н	н	н	н	

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs $\Sigma 1$ and $\Sigma 2$ and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs $\Sigma3,\,\Sigma4,$ and C4.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} Input voltage range (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F283	
SN74F283	0°C to 70°C
Storage temperature range	65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



SN54F283, SN74F283 **4-BIT BINÁRY FULL ADDERS** WITH FAST CARRY SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

recommended operating conditions

		S	N54F28	3	S	N74F28	3	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
ЮН	High-level output current			- 1			- 1	mA
IOL	Low-level output current			20			20	mA
ТĄ	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			S	N54F283	3	S			
AMETER	IES	ST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
	V _{CC} = 4.5 V,	lı = – 18 mA			-1.2			-1.2	V
	$V_{CC} = 4.5 V$	I _{OH} = – 1 mA	2.5	3.4		2.5	3.4		
	V _{CC} = 4.75 V,	I _{OH} = – 1 mA				2.7			V
	$V_{CC} = 4.5 V$	I _{OL} = 20 mA		0.3	0.5		0.3	0.5	V
	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
	V _{CC} = 5.5 V,	VI = 2.7 V			20			20	μΑ
Any A or B					- 1.2			- 1.2	
C0	VCC = 5.5 V,	VI = 0.5 V			- 0.6			- 0.6	mA
	V _{CC} = 5.5 V,	VO = 0	-60		-150	-60		-150	mA
	V _{CC} = 5.5 V,	VI = 4.5 V		36	55		36	55	mA
		$V_{CC} = 4.5 \text{ V},$ $V_{CC} = 5.5 \text{ V},$	$\begin{tabular}{ c c c c c c } \hline V_{CC} = 4.5 \ V, & I_I = -18 \ mA \\ \hline V_{CC} = 4.5 \ V & I_{OH} = -1 \ mA \\ \hline V_{CC} = 4.5 \ V & I_{OH} = -1 \ mA \\ \hline V_{CC} = 4.5 \ V & I_{OL} = 20 \ mA \\ \hline V_{CC} = 5.5 \ V, & V_I = 7 \ V \\ \hline V_{CC} = 5.5 \ V, & V_I = 2.7 \ V \\ \hline V_{CC} = 5.5 \ V, & V_I = 0.5 \ V \\ \hline V_{CC} = 5.5 \ V, & V_O = 0 \\ \hline \end{tabular}$	AMETER TEST CONDITIONS MIN $V_{CC} = 4.5 \text{ V}$, $I_I = -18 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OL} = 20 \text{ mA}$ 2.5 $V_{CC} = 5.5 \text{ V}$, $V_I = 7 \text{ V}$ 2.5 $V_{CC} = 5.5 \text{ V}$, $V_I = 2.7 \text{ V}$ 2.5 $Any \text{ A or B}$ $V_{CC} = 5.5 \text{ V}$, $V_I = 0.5 \text{ V}$ $V_{CC} = 5.5 \text{ V}$, $V_O = 0$ -60	AMETER TEST CONDITIONS MIN TYP† $V_{CC} = 4.5 V$, $I_I = -18 \text{ mA}$ $V_{CC} = 4.5 V$, $I_{OH} = -1 \text{ mA}$ 2.5 3.4 $V_{CC} = 4.5 V$, $I_{OH} = -1 \text{ mA}$ 2.5 3.4 $V_{CC} = 4.5 V$, $I_{OH} = -1 \text{ mA}$ 0.3 $V_{CC} = 5.5 V$, $V_I = 20 \text{ mA}$ 0.3 $V_{CC} = 5.5 V$, $V_I = 7 V$ $V_{CC} = 5.5 V$, $V_I = 2.7 V$ Any A or B $V_{CC} = 5.5 V$, $V_I = 0.5 V$ $V_{CC} = 5.5 V$, $V_I = 0.5 V$ $V_{CC} = 5.5 V$, $V_O = 0$ -60	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	AMETER TEST CONDITIONS MIN TYP1 MAX MIN $V_{CC} = 4.5 V$, $I_I = -18 \text{ mA}$ -1.2 -1.2 $V_{CC} = 4.5 V$, $I_OH = -1 \text{ mA}$ 2.5 3.4 2.5 $V_{CC} = 4.5 V$, $I_{OH} = -1 \text{ mA}$ 2.5 3.4 2.5 $V_{CC} = 4.5 V$, $I_{OH} = -1 \text{ mA}$ 0.3 0.5 $V_{CC} = 4.5 V$, $I_{OL} = 20 \text{ mA}$ 0.3 0.5 $V_{CC} = 5.5 V$, $V_I = 7 V$ 0.1 $V_{CC} = 5.5 V$, $V_I = 2.7 V$ 20 Any A or B $V_{CC} = 5.5 V$, $V_I = 0.5 V$ -0.6 $V_{CC} = 5.5 V$, $V_I = 0.5 V$ -0.6 $V_{CC} = 5.5 V$, $V_O = 0$ -60 -150 -60	AMETER TEST CONDITIONS MIN TYP1 MAX MIN TYP1 $V_{CC} = 4.5 V$, $I_I = -18 \text{ mA}$ -1.2 -1.2 $V_{CC} = 4.5 V$ $I_{OH} = -1 \text{ mA}$ 2.5 3.4 2.5 3.4 $V_{CC} = 4.5 V$, $I_{OH} = -1 \text{ mA}$ 2.5 3.4 2.5 3.4 $V_{CC} = 4.5 V$, $I_{OH} = -1 \text{ mA}$ 2.5 3.4 2.7 $V_{CC} = 4.5 V$, $I_{OL} = 20 \text{ mA}$ 0.3 0.5 0.3 $V_{CC} = 5.5 V$, $V_I = 7 V$ 0.1 0.1 0.1 $V_{CC} = 5.5 V$, $V_I = 2.7 V$ 20 -1.2 0.1 $V_{CC} = 5.5 V$, $V_I = 0.5 V$ -0.6 -1.2 -0.6 $V_{CC} = 5.5 V$, $V_O = 0$ -60 -150 -60	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C R	CC = 5 V L = 50 p L = 500 9 A = 25°C	F, Ω,	C R	CC = 4.5 L = 50 p L = 500 9 A = MIN	F, 2,		UNIT
		· · · ·	′F283			SN54F283		SN74F283		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	CO	Σ	2.7	6.6	9.5	2.7	14	2.7	10.5	20
^t PHL	CU	Δ.	3.2	6.6	9.5	3.2	14	3.2	10.5	ns
^t PLH	A an D	5	3.2	6.6	9.5	3.2	14	3.2	10.5	
^t PHL	A or B	Σ	2.7	6.6	9.5	2.7	14	2.7	10.5	ns
^t PLH	00	04	2.7	5.3	7.5	2.7	10.5	2.7	8.5	
^t PHL	CO	C4	2.2	5	7	2.2	10	2.2	8	ns
^t PLH	A or B	C4	2.7	5.3	7.5	2.7	10.5	2.7	8.5	ns
^t PHL	AUD		2.2	4.9	7	2.2	10	2.2	8	115

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.





PACKAGING INFORMATION

Orderable Device		Package Type	-	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)		Sample
	(1)		Drawing			(2)		(3)		(4)	
5962-9758701Q2A	ACTIVE	LCCC	FK	20	1	TBD	Call TI	Call TI	-55 to 125	5962- 9758701Q2A SNJ54F 283FK	Sample
5962-9758701QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	-55 to 125	5962-9758701QE A SNJ54F283J	Sample
5962-9758701QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	Call TI	-55 to 125	5962-9758701QE A SNJ54F283J	Sample
5962-9758701QFA	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI	-55 to 125		
5962-9758701QFA	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI	-55 to 125		
JM38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Sampl
JM38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Samp
JM38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samp
JM38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samp
JM38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samp
JM38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samp
M38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Samp
M38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Samp
M38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samp
M38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samp
M38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samp



PACKAGE OPTION ADDENDUM

21-Mar-2013

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Sampl
M38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samp
SN54F283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54F283J	Samp
SN54F283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54F283J	Samp
SN74F283D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samp
SN74F283N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74F283N	Samp
SN74F283N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74F283N	Samp
SN74F283N3	OBSOLETE	PDIP	Ν	16		TBD	Call TI	Call TI	0 to 70		
SN74F283N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI	0 to 70		



PACKAGE OPTION ADDENDUM

21-Mar-2013

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74F283NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74F283N	Samples
SN74F283NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74F283N	Samples
SN74F283NSR	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI	0 to 70	74F283	
SN74F283NSR	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI	0 to 70	74F283	
SN74F283NSRE4	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI	0 to 70		
SN74F283NSRE4	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI	0 to 70		
SN74F283NSRG4	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI	0 to 70		
SN74F283NSRG4	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI	0 to 70		
SNJ54F283FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type		5962- 9758701Q2A SNJ54F 283FK	Samples
SNJ54F283FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type		5962- 9758701Q2A SNJ54F 283FK	Samples
SNJ54F283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9758701QE A SNJ54F283J	Samples
SNJ54F283J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9758701QE A SNJ54F283J	Samples
SNJ54F283W	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI	-55 to 125		
SNJ54F283W	OBSOLETE	CFP	W	16		TBD	Call TI	Call TI	-55 to 125		

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.



www.ti.com

21-Mar-2013

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54F283, SN74F283 :

Catalog: SN74F283

• Military: SN54F283

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION


REEL DIMENSIONS

Texas Instruments





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74F283DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

17-Aug-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74F283DR	SOIC	D	16	2500	333.2	345.9	28.6

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated