

### ANY-FREQUENCY PRECISION CLOCK MULTIPLIER/JITTER ATTENUATOR

#### **Features**

- Generates any frequency from 2 kHz to 945 MHz and select frequencies to 1.4 GHz from an input frequency of 2 kHz to 710 MHz
- Ultra-low jitter clock output with jitter generation as low as 0.3 ps rms (50 kHz–80 MHz)
- Integrated loop filter with selectable loop bandwidth (60 Hz to 8.4 kHz)
- Meets OC-192 GR-253-CORE jitter specifications
- Clock or crystal input with manual clock selection
- Selectable clock output signal format (LVPECL, LVDS, CML, CMOS)

- Support for ITU G.709 and custom OTN FEC ratios (e.g. 255/238, 255/237, 255/236)
- Supports various frequency translations for Synchronous Ethernet
- LOL, LOS alarm outputs
- I<sup>2</sup>C or SPI programmable
- On-chip voltage regulator for 1.8 V ±5%, 2.5 V ±10% or 3.3 V ±10% operation
- Small size: 6 x 6 mm 36-lead QFN
- Pb-free, ROHS compliant


#### **Applications**

- 10G/40G/100G OTN line cards
- SONET/SDH OC-48/STM-16 and OC-192/STM-64 line cards
- GbE/10GbE, 1/2/4/8/10GFC line cards
- ITU G.709 and custom FEC line cards
- Synchronous Ethernet
- Optical modules

- Wireless basestations
- Data converter clocking
- DSLAM/MSANs
- Test and measurement
- Broadcast video
- Discrete PLL replacement

### **Description**

The Si5319 is a jitter-attenuating precision M/N clock multiplier for applications requiring sub 1 ps jitter performance. The Si5319 accepts one clock input ranging from 2 kHz to 710 MHz and generates one clock output ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. The Si5319 can also use its crystal oscillator as a clock source for free-running clock generation. The device provides virtually any frequency translation combination across this operating range. The Si5319 input clock frequency and clock multiplication ratio are programmable through an I<sup>2</sup>C or SPI interface. The Si5319 is based on Silicon Laboratories' third-generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The DSPLL loop bandwidth is digitally programmable, providing jitter performance optimization at the application level. Operating from a single 1.8, 2.5, or 3.3 V supply, the Si5319 is ideal for providing clock multiplication and jitter attenuation in high performance timing applications.





# TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Phase Noise Plots	14
2.1. Example: SONET OC-192	14
3. Functional Description	16
3.1. External Reference	16
3.2. Further Documentation	16
4. Register Map	17
5. Pin Descriptions: Si5319	40
6. Ordering Guide	
7. Package Outline: 36-Pin QFN	44
8. Recommended PCB Layout	45
9. Si5319 Device Top Mark	47
Document Change List	48
Contact Information	50



3

# 1. Electrical Specifications

**Table 1. Recommended Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Temperature	T <sub>A</sub>		-40	25	85	°C
Supply Voltage during	$V_{DD}$	3.3 V Nominal	2.97	3.3	3.63	V
Normal Operation		2.5 V Nominal	2.25	2.5	2.75	V
		1.8 V Nominal	1.71	1.8	1.89	V

**Note:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.




Figure 1. Differential Voltage Characteristics




Figure 2. Rise/Fall Time Characteristics



**Table 2. DC Characteristics** 

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Current <sup>1</sup>	I <sub>DD</sub>	LVPECL Format 622.08 MHz Out	_	217	243	mA
		CMOS Format 19.44 MHz Out	_	194	220	mA
		Disable Mode	_	165	_	mA
CKIN Input Pin <sup>2</sup>						
Input Common Mode Voltage (Input Thresh- old Voltage)	$V_{ICM}$	1.8 V ± 5%	0.9	—	1.4	V
		2.5 V ± 10%	1	_	1.7	V
		3.3 V ± 10%	1.1	_	1.95	V
Input Resistance	CKN <sub>RIN</sub>	Single-ended	20	40	60	kΩ
Single-Ended Input Voltage Swing	V <sub>ISE</sub>	f <sub>CKIN</sub> < 212.5 MHz See Figure 1.	0.2	_	_	V <sub>PP</sub>
(See Absolute Specs)		f <sub>CKIN</sub> > 212.5 MHz See Figure 1.	0.25	_	_	V <sub>PP</sub>
Differential Input Voltage Swing	V <sub>ID</sub>	f <sub>CKIN</sub> < 212.5 MHz See Figure 1.	0.2	_	_	V <sub>PP</sub>
(See Absolute Specs)		f <sub>CKIN</sub> > 212.5 MHz See Figure 1.	0.25	_	_	$V_{PP}$
Output Clock (CKOUT	) <sup>3</sup>					
Common Mode	CKO <sub>VCM</sub>	LVPECL 100 Ω load line-to-line	V <sub>DD</sub> –1.42	_	V <sub>DD</sub> –1.25	V
Differential Output Swing	CKO <sub>VD</sub>	LVPECL 100 Ω load line-to-line	1.1	<u>—</u>	1.9	V <sub>PP</sub>
Single Ended Output Swing	CKO <sub>VSE</sub>	LVPECL 100 Ω load line-to-line	0.5		0.93	V <sub>PP</sub>
Differential Output Voltage	CKO <sub>VD</sub>	CML 100 Ω load line-to- line	350	425	500	mV <sub>PP</sub>

### Notes:

- 1. Current draw is independent of supply voltage.
- 2. No under- or overshoot is allowed.
- 3. LVPECL outputs require nominal V<sub>DD</sub> ≥ 2.5 V.
   4. This is the amount of leakage that the 3-level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- **5.** LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.



### **Table 2. DC Characteristics (Continued)**

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V } \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Common Mode Output Voltage	CKO <sub>VCM</sub>	CML 100 Ω load line-to- line		V <sub>DD</sub> – 0.36	_	V
Differential Output Voltage	CKO <sub>VD</sub>	LVDS 100 $\Omega$ load line-to-line	500	700	900	mV <sub>PP</sub>
		Low Swing LVDS 100 $\Omega$ load line-to-line	350	425	500	mV <sub>PP</sub>
Common Mode Output Voltage	CKO <sub>VCM</sub>	LVDS 100 Ω load line- to-line	1.125	1.2	1.275	V
Differential Output Resistance	CKO <sub>RD</sub>	CML, LVPECL, LVDS		200	_	Ω
Output Voltage Low	CKO <sub>VOLLH</sub>	CMOS	_	_	0.4	V
Output Voltage High	CKO <sub>VOHLH</sub>	V <sub>DD</sub> = 1.71 V CMOS	0.8 x V <sub>DD</sub>	_	_	V
Output Drive Current (CMOS driving into	CKO <sub>IO</sub>	ICMOS[1:0] =11 V <sub>DD</sub> = 1.8 V	_	7.5	_	mA
CKO <sub>VOL</sub> for output low or CKO <sub>VOH</sub> for output high. CKOUT+ and		ICMOS[1:0] =10 V <sub>DD</sub> = 1.8 V	_	5.5	_	mA
CKOUT– shorted externally)		ICMOS[1:0] =01 V <sub>DD</sub> = 1.8 V	_	3.5	<del></del>	mA
		ICMOS[1:0] =00 V <sub>DD</sub> = 1.8 V	_	1.75	<u>—</u>	mA
		ICMOS[1:0] =11 V <sub>DD</sub> = 3.3 V	_	32	_	mA
		ICMOS[1:0] =10 V <sub>DD</sub> = 3.3 V	_	24	_	mA
		ICMOS[1:0] =01 V <sub>DD</sub> = 3.3 V	_	16	_	mA
		ICMOS[1:0] =00 V <sub>DD</sub> = 3.3 V	_	8	_	mA

### Notes:

- 1. Current draw is independent of supply voltage.
- 2. No under- or overshoot is allowed.
- LVPECL outputs require nominal V<sub>DD</sub> ≥ 2.5 V.
   This is the amount of leakage that the 3-level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- **5.** LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.



**Table 2. DC Characteristics (Continued)** 

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V } \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
2-Level LVCMOS Inpu	ıt Pins		_			
Input Voltage Low	V <sub>IL</sub>	V <sub>DD</sub> = 1.71 V		_	0.5	V
		V <sub>DD</sub> = 2.25 V	_	_	0.7	V
		V <sub>DD</sub> = 2.97 V	<u> </u>	_	0.8	V
Input Voltage High	V <sub>IH</sub>	V <sub>DD</sub> = 1.89 V	1.4	_	_	V
		V <sub>DD</sub> = 2.25 V	1.8	_	_	V
		V <sub>DD</sub> = 3.63 V	2.5	_	_	V
3-Level Input Pins <sup>4</sup>		L				
Input Voltage Low	V <sub>ILL</sub>		_	_	0.15 x V <sub>DD</sub>	V
Input Voltage Mid	V <sub>IMM</sub>		0.45 x V <sub>DD</sub>	_	0.55 x V <sub>DD</sub>	V
Input Voltage High	V <sub>IHH</sub>		0.85 x V <sub>DD</sub>	_	_	V
Input Low Current	I <sub>ILL</sub>	See Note 4	-20	_	_	μΑ
Input Mid Current	I <sub>IMM</sub>	See Note 4	-2	_	+2	μΑ
Input High Current	І <sub>ІНН</sub>	See Note 4	_	_	20	μA
LVCMOS Output Pins		L				
Output Voltage Low	V <sub>OL</sub>	IO = 2 mA V <sub>DD</sub> = 1.71 V	_	_	0.4	V
Output Voltage Low		IO = 2 mA V <sub>DD</sub> = 2.97 V	_	_	0.4	V

### Notes:

- 1. Current draw is independent of supply voltage.
- 2. No under- or overshoot is allowed.
- LVPECL outputs require nominal V<sub>DD</sub> ≥ 2.5 V.
   This is the amount of leakage that the 3-level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- 5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.



### **Table 2. DC Characteristics (Continued)**

 $(V_{DD}$  = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%,  $T_A$  = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage High	V <sub>OH</sub>	IO = -2 mA V <sub>DD</sub> = 1.71 V	V <sub>DD</sub> -0.4	_	_	V
Output Voltage High		IO = -2 mA V <sub>DD</sub> = 2.97 V	V <sub>DD</sub> -0.4	_	_	V
Disabled Leakage Current	I <sub>OZ</sub>	RSTb = 0	-100	_	100	μΑ

### Notes:

- 1. Current draw is independent of supply voltage.
- 2. No under- or overshoot is allowed.
- LVPECL outputs require nominal V<sub>DD</sub> ≥ 2.5 V.
   This is the amount of leakage that the 3-level inputs can tolerate from an external driver. See Si53xx Family Reference Manual for more details.
- 5. LVPECL, CML, LVDS and low-swing LVDS measured with Fo = 622.08 MHz.

# **Table 3. Microprocessor Control**

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
I <sup>2</sup> C Bus Lines (SDA, S	CL)					
Input Voltage Low	VIL <sub>I2C</sub>		_	_	0.25 x V <sub>DD</sub>	V
Input Voltage High	VIH <sub>I2C</sub>		0.7 x V <sub>DD</sub>	_	$V_{DD}$	V
Input Current	II <sub>I2C</sub>	VIN = 0.1 x V <sub>DD</sub> to 0.9 x V <sub>DD</sub>	-10	_	10	μΑ
Hysteresis of Schmitt trigger inputs	VHYS <sub>I2C</sub>	V <sub>DD</sub> = 1.8V	0.1 x V <sub>DD</sub>	_	_	V
anggor inpute		V <sub>DD</sub> = 2.5 or 3.3 V	0.05 x V <sub>DD</sub>	_	_	V
Output Voltage Low	VOL <sub>I2C</sub>	V <sub>DD</sub> = 1.8 V IO = 3 mA	_	_	0.2 x V <sub>DD</sub>	V
		V <sub>DD</sub> = 2.5 or 3.3 V IO = 3 mA	_	_	0.4	V
SPI Specifications						
Duty Cycle, SCLK	t <sub>DC</sub>	SCLK = 10 MHz	40	_	60	%
Cycle Time, SCLK	t <sub>c</sub>		100	_	_	ns
Rise Time, SCLK	t <sub>r</sub>	20–80%	_	_	25	ns
Fall Time, SCLK	t <sub>f</sub>	20–80%	_	_	25	ns

Table 3. Microprocessor Control (Continued) ( $V_{DD}$  = 1.8 ± 5%, 2.5 ±10%, or 3.3 V ±10%,  $T_A$  = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Low Time, SCLK	t <sub>lsc</sub>	20–20%	30	_	_	ns
High Time, SCLK	t <sub>hsc</sub>	80–80%	30	_	_	ns
Delay Time, SCLK Fall to SDO Active	t <sub>d1</sub>		_	_	25	ns
Delay Time, SCLK Fall to SDO Transition	t <sub>d2</sub>		_	_	25	ns
Delay Time, SS Rise to SDO Tri-state	t <sub>d3</sub>		_	_	25	ns
Setup Time, SS to SCLK Fall	t <sub>su1</sub>		25	_	_	ns
Hold Time, SS to SCLK Rise	t <sub>h1</sub>		20	_	_	ns
Setup Time, SDI to SCLK Rise	t <sub>su2</sub>		25	_	_	ns
Hold Time, SDI to SCLK Rise	t <sub>h2</sub>		20	_	_	ns
Delay Time between Slave Selects	t <sub>cs</sub>		25		_	ns

# **Table 4. AC Specifications**

 $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 85 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit		
Single-Ended Reference Clock Input Pin XA (XB with cap to GND)								
Input Resistance	XA <sub>RIN</sub>	RATE[1:0] = LM or MH, ac coupled	<del></del>	12	_	kΩ		
Input Voltage Swing	XA <sub>VPP</sub>	RATE[1:0] = LM or MH, ac coupled	0.5	_	1.2	V <sub>PP</sub>		
Differential Reference	Clock Input	Pins (XA/XB)						
Input Voltage Swing	XA/XB <sub>VPP</sub>	RATE[1:0] = LM or MH	0.5	_	1.2	V <sub>PP</sub> , each.		
CKIN Input Pins	CKIN Input Pins							
Input Frequency	CKN <sub>F</sub>		0.002	_	710	MHz		



Table 4. AC Specifications (Continued)  $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input Duty Cycle (Minimum Pulse	CKN <sub>DC</sub>	Whichever is smaller (i.e., the 40% / 60%	40	_	60	%
Width)		limitation applies only to high-frequency clocks)	2	_	_	ns
Input Capacitance	CKN <sub>CIN</sub>		_	_	3	pF
Input Rise/Fall Time	CKN <sub>TRF</sub>	20–80% See Figure 2	<del></del>	_	11	ns
<b>CKOUT Output Pins</b>						
(See ordering section for	or speed grade	e vs frequency limits)				
Output Frequency (Output not config-	CKO <sub>F</sub>	N1 ≥ 6	0.002		945	MHz
ured for CMOS or Disabled)		N1 = 5	970	_	1134	MHz
,		N1 = 4	1.213	_	1.4	GHz
Maximum Output Frequency in CMOS Format	CKO <sub>F</sub>		_	_	212.5	MHz
Output Rise/Fall (20–80 %) @ 622.08 MHz output	CKO <sub>TRF</sub>	Output not configured for CMOS or Disabled See Figure 2	_	230	350	ps
Output Rise/Fall (20–80%) @ 212.5 MHz output	CKO <sub>TRF</sub>	CMOS Output $V_{DD} = 1.71$ $C_{LOAD} = 5 \text{ pF}$	_	_	8	ns
Output Rise/Fall (20–80%) @ 212.5 MHz output	CKO <sub>TRF</sub>	CMOS Output $V_{DD} = 2.97$ $C_{LOAD} = 5 pF$	_	_	2	ns
Output Duty Cycle Uncertainty @ 622.08 MHz	CKO <sub>DC</sub>	100 Ω Load Line-to-Line Measured at 50% Point (Not for CMOS)	_	_	+/-40	ps
LVCMOS Input Pins						
Minimum Reset Pulse Width	t <sub>RSTMN</sub>		1	_	_	μs
Reset to Microprocessor Access Ready	t <sub>READY</sub>		_	_	10	ms
Input Capacitance	C <sub>in</sub>				3	pF



Table 4. AC Specifications (Continued)  $(V_{DD} = 1.8 \pm 5\%, 2.5 \pm 10\%, \text{ or } 3.3 \text{ V} \pm 10\%, \text{ T}_{A} = -40 \text{ to } 85 ^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
LVCMOS Output Pins				1		•
Rise/Fall Times	t <sub>RF</sub>	C <sub>LOAD</sub> = 20pf See Figure 2	_	25	_	ns
LOSn Trigger Window	LOS <sub>TRIG</sub>	From last CKINn ↑ to ↓ Internal detection of LOSn N3 ≠ 1	_	_	4.5 x N3	T <sub>CKIN</sub>
Time to Clear LOL after LOS Cleared	t <sub>CLRLOL</sub>	↓LOS to ↓LOL Fold = Fnew Stable Xa/XB reference	_	10	_	ms
Device Skew						
Input to Output Phase Change Due to Tem- perature Variation	t <sub>TEMP</sub>	Max phase changes from -40 to +85 °C	_	300	500	ps
PLL Performance (fin=fout = 622.08 MHz	; BW=120 Hz	z; LVPECL)				
Lock Time	t <sub>LOCKMP</sub>	Start of ICAL to ↓ of LOL	_	35	1200	ms
Output Clock Phase Change	t <sub>P_STEP</sub>	After clock switch f3 ≥ 128 kHz	_	200	_	ps
Closed Loop Jitter Peaking	$J_{PK}$		_	0.05	0.1	dB
Jitter Tolerance	$J_{TOL}$	Jitter Frequency ≥ Loop Bandwidth	5000/BW	_	_	ns pk-pk
Phase Noise fout = 622.08 MHz		1 kHz Offset	_	-106	-87	dBc/Hz
10ut = 022.00 WII 12	01/0	10 kHz Offset	_	-121	-100	dBc/Hz
	CKO <sub>PN</sub>	100 kHz Offset	_	-132	-104	dBc/Hz
		1 MHz Offset	_	-132	-119	dBc/Hz
Subharmonic Noise	SP <sub>SUBH</sub>	Phase Noise @ 100 kHz Offset	_	-88	-76	dBc
Spurious Noise	SP <sub>SPUR</sub>	Max spur @ n x F3 (n ≥ 1, n x F3 < 100 MHz)	_	-93	<del>-7</del> 0	dBc



**Table 5. Jitter Generation** 

Parameter	Symbol	Test Condition	on <sup>*</sup>	Min	Тур	Max	GR-253-	Unit
		Measurement Filter	DSPLL BW <sup>2</sup>				Specification	
Jitter Gen OC-192	$J_{\sf GEN}$	0.02–80 MHz	120 Hz	_	4.2	6.2	30	ps <sub>PP</sub>
102					0.27	0.42	N/A	ps <sub>rms</sub>
		4–80 MHz	120 Hz		3.7	6.4	10	ps <sub>PP</sub>
				_	0.14	0.31	N/A	ps <sub>rms</sub>
		0.05–80 MHz	120 Hz	_	4.4	6.9	10	ps <sub>PP</sub>
				_	0.26	0.41	1.0	ps <sub>rms</sub>
Jitter Gen OC-48	J <sub>GEN</sub>	0.12–20 MHz	120 Hz	_	3.5	5.4	40.2	ps <sub>PP</sub>
				_	0.27	0.41	4.02	ps <sub>rms</sub>

\*Note: Test conditions:

1. fIN = fOUT = 622.08 MHz

2. Clock input: LVPECL

3. Clock output: LVPECL4. PLL bandwidth: 120 Hz

5. 114.285 MHz 3rd OT crystal used as XA/XB input

6.  $V_{DD} = 2.5 V$ 

7.  $T_A = 85$  °C

### **Table 6. Thermal Characteristics**

 $(V_{DD}$  = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%,  $T_A$  = -40 to 85 °C)

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance Junction to Ambient	$\theta_{\sf JA}$	Still Air	32	C°/W
Thermal Resistance Junction to Case	θЈС	Still Air	14	C°/W



**Table 7. Absolute Maximum Limits** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
DC Supply Voltage	V <sub>DD</sub>		-0.5	_	3.8	V
LVCMOS Input Voltage	$V_{DIG}$		-0.3		V <sub>DD</sub> +0.3	V
CKINn Voltage Level Limits	CKN <sub>VIN</sub>		0	_	V <sub>DD</sub>	V
XA/XB Voltage Level Limits	XA <sub>VIN</sub>		0	_	1.2	V
Operating Junction Temperature	T <sub>JCT</sub>		<b>–</b> 55	_	150	°C
Storage Temperature Range	T <sub>STG</sub>		<b>-</b> 55	_	150	°C
ESD HBM Tolerance (100 pF, 1.5 k $\Omega$ ); All pins except CKIN+/CKIN–			2	_	_	kV
ESD MM Tolerance; All pins except CKIN+/CKIN-			150	_	_	V
ESD HBM Tolerance (100 pF, 1.5 kΩ); CKIN+/CKIN–			750	_	_	V
ESD MM Tolerance; CKIN+/CKIN-			100	_	_	V
Latch-up Tolerance				JESD78	Compliant	

**Note:** Permanent device damage may occur if the Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operation sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.



# 2. Typical Phase Noise Plots

The following typical phase noise plot was taken using a Rohde and Schwarz SML03 RF Generator as the clock input source to the Si5326. The Agilent model E5052B was used for the phase noise measurement. For this measurement, the Si5319 operates at 3.3 V with an ac coupled differential PECL output and an ac coupled differential sine wave input from the RF generator at 0 dBm. Note that, as with any PLL, the output jitter that is below the loop BW is caused by the jitter at the input clock. The loop BW was 120 Hz.

### 2.1. Example: SONET OC-192




Figure 3. Typical Phase Noise Plot

Т

Jitter Band	Jitter, RMS
SONET_OC48, 12 kHz to 20 MHz	250 fs
SONET_OC192_A, 20 kHz to 80 MHz	274 fs
SONET_OC192_B, 4 to 80 MHz	166 fs
SONET_OC192_C, 50 kHz to 80 MHz	267 fs
Brick Wall, 800 Hz to 80 MHz	274 fs






Figure 4. Si5319 Typical Application Circuit (I<sup>2</sup>C Control Mode)




Figure 5. Si5319 Typical Application Circuit (SPI Control Mode)



# 3. Functional Description

The Si5319 is a jitter-attenuating precision clock multiplier for applications requiring sub 1 ps jitter performance. The Si5319 accepts one clock input ranging from 2 kHz to 710 MHz and generates one clock output ranging from 2 kHz to 945 MHz and select frequencies to 1.4 GHz. The Si5319 can also use its crystal oscillator as a clock source for frequency synthesis. The device provides virtually any frequency translation combination across this operating range. The Si5319 input clock frequency and clock multiplication ratio are programmable through an I<sup>2</sup>C or SPI interface. Silicon Laboratories offers a PC-based software utility, DSPLLsim, that can be used to determine the optimum PLL divider settings for a given input frequency/clock multiplication ratio combination that minimizes phase noise and power consumption. This utility can be downloaded from http://www.silabs.com/timing.

The Si5319 is based on Silicon Laboratories' third generation DSPLL<sup>®</sup> technology, which provides any-frequency synthesis and jitter attenuation in a highly integrated PLL solution that eliminates the need for external VCXO and loop filter components. The Si5319 PLL loop bandwidth is digitally programmable and supports a range from 60 Hz to 8.4 kHz. The DSPLL*sim* software utility can be used to calculate valid loop bandwidth settings for a given input clock frequency/clock multiplication ratio.

The Si5319 monitors the input clock for loss-of-signal and provides a LOS alarm when it detects missing pulses on the input clock. The device monitors the lock status of the PLL. The lock detect algorithm works by continuously monitoring the phase of the input clock in relation to the phase of the feedback clock.

The Si5319 provides a VCO freeze capability that allows the device to continue generation of a stable output clock when the selected input reference is lost. During VCO freeze, the DSPLL latches its VCO settings and uses its XO as its frequency reference.

The Si5319 has one differential clock output. The electrical format of the clock output is programmable to support LVPECL, LVDS, CML, or CMOS loads. For system-level debugging, a bypass mode is available which drives the output clock directly from the input clock, bypassing the internal DSPLL. The device is powered by a single 1.8, 2.5, or 3.3 V supply.

#### 3.1. External Reference

A low-cost 114.285 MHz 3rd overtone crystal or an external reference oscillator is used as part of a fixed-frequency oscillator within the DSPLL. This external reference is required for the device to operate. Silicon Laboratories recommends using a high quality crystal. Specific recommendations may be found in the Family Reference Manual. An external oscillator as well as other crystal frequencies can also be used as a reference for the device.

In VCO Freeze, the DSPLL remains locked to this external reference. Any changes in the frequency of this reference when the DSPLL is in VCO freeze will be tracked by the output of the device. Note that crystals can have temperature sensitivities.

#### 3.2. Further Documentation

Consult the Silicon Laboratories Any-Frequency Precision Clock Family Reference Manual (FRM) for detailed information about the Si5319. Additional design support is available from Silicon Laboratories through your distributor.

Silicon Laboratories has developed a PC-based software utility called DSPLLsim to simplify device configuration, including frequency planning and loop bandwidth selection. The FRM and this utility can be downloaded from <a href="http://www.silabs.com/timing">http://www.silabs.com/timing</a>.



# 4. Register Map

All register bits that are not defined in this map should always be written with the specified Reset Values. The writing to these bits of values other than the specified Reset Values may result in undefined device behavior. Do not write to registers not listed in the register map, such as Register 64.

Register	D7 D6	D5	D4	D3	D2	D1	D0
0	FREE_RUN	CKOUT_ ALWAYS_ ON				BYPASS_ REG	
2	BWSEL_	REG[3:0]					
3		VCO_ FREEZE	SQ_ICAL				
5	ICMOS[1:0]						
6					SF	OUT1_REG[2	2:0]
8	·	HLO	G[1:0]				
10					DSBL_ REG		
11							PD_CK
19			VALTIN	ME[1:0]		LOCK[T2:0]	1
20						LOL_PIN	INT_PIN
22						LOL_POL	INT_POL
23						LOS_MSK	LOSX_MSK
24							LOL_MSK
25	N1_HS[2:0]						
31					NC1_LS	S[19:16]	·
32	'		NC1_L	S[15:8]			
33			NC1_l	_S[7:0]			
40	N2_HS[2:0]				N2_LS	[19:16]	
41			N2_L	S[15:8]			
42			N2_L	S[7:0]			
43						N31[18:16]	
44	,		N31[	15:8]	1		
45			N31	[7:0]			
46						N32[18:16]	
47	1		N32[	15:8]	<u> </u>		
48			N32	[7:0]			



# Si5319

Register	D7	D6	D5	D4	D3	D2	D1	D0	
128								CK_ACTV_ REG	
129							LOS_INT	LOSX_INT	
130								LOL_INT	
131							LOS_FLG	LOSX_FLG	
132							LOL_FLG		
134	·			PARTNUN	1_RO[11:4]				
135		PARTNU	M_RO[3:0]			REVID_	_RO[3:0]		
136	RST_REG	ICAL					GRADE	_RO[1:0]	
138								LOS_EN [1:1]	
139				LOS_EN [0:0]					
185	NVM_REVID[7:0]								



# Register 0.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		FREE_ RUN	CKOUT_ ALWAYS_ ON				BYPASS_ REG	
Туре	R	R/W	R/W	R	R	R	R/W	R

Reset value = 0001 0100

Bit	Name	Function
7	Reserved	Reserved.
6	FREE_RUN	Free Run. Internal to the device, route XA/XB to CKIN2. This allows the device to lock to its XA-XB reference (either internal or external).  0: Disable 1: Enable
5	CKOUT_ ALWAYS_ON	CKOUT Always On.  This will bypass the SQ_ICAL function. Output will be available even if SQ_ICAL is on and ICAL is not complete or successful. See Table 9 on page 39.  0: Squelch output until part is calibrated (ICAL).  1: Device generates output clock, including during calibration. Note: The frequency may be significantly off until the part is calibrated.
4:2	Reserved	Reserved.
1	BYPASS_ REG	Bypass Register. This bit enables or disables the PLL bypass mode. Use only when the device is in VCO_FREEZE or before the first ICAL. Bypass mode is not supported for CMOS output clocks.  0: Normal operation 1: Bypass mode. Selected input clock is connected to CKOUT buffers, bypassing PLL.
0	Reserved	Reserved.



# Register 2.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		BWSEL_I	REG [3:0]		Reserved				
Туре		R/	W			F	₹		

Reset value = 0100 0010

Bit	Name	Function
7:4	<b>—</b>	BWSEL_REG.
	[3:0]	Selects nominal f3dB bandwidth for PLL. See the DSPLLsim for settings. After BWSEL_REG is written with a new value, an ICAL is required for the change to take effect.
3:0	Reserved	Reserved.

# Register 3.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Rese	erved	VCO_ FREEZE	SQ_ICAL	Reserved			
Туре	F	₹	R/W	R/W	R			

Reset value = 0000 0101

Bit	Name	Function
7:6	Reserved	Reserved.
5	VCO_ FREEZE	VCO_FREEZE. Forces the part into VCO Freeze. This bit overrides all other manual and automatic clock selection controls. 0: Normal operation. 1: Force VCO Freeze mode. Overrides all other settings and ignores the quality of all of the input clocks.
4	SQ_ICAL	SQ_ICAL. This bit determines if the output clocks will remain enabled or be squelched (disabled) during an internal calibration. See Table 9 on page 39.  0: Output clocks enabled during ICAL.  1: Output clocks disabled during ICAL.
3:0	Reserved	Reserved.



# Register 5.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	ICMO	S [1:0]			Rese	erved			
Туре	R/	W		R					

Reset value = 1110 1101

Bit	Name	Function
7:6	ICMOS [1:0]	ICMOS [1:0]. When the output buffer is set to CMOS mode, these bits determine the output buffer drive strength. The first number below refers to 3.3 V operation; the second to 1.8 V operation. These values assume CKOUT+ is tied to CKOUT  00: 8 mA/2 mA.  01: 16 mA/4 mA  10: 24 mA/6 mA  11: 32 mA/8 mA
5:0	Reserved	Reserved.

# Register 6.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved		Reserved			SFOUT_REG [2:0]		
Туре	R		R				R/W	

Reset value = 0010 1101

Bit	Name	Function
7:3	Reserved	Reserved.
2:0	SFOUT_ REG [2:0]	SFOUT_REG [2:0]. Controls output signal format and disable for CKOUT output buffer. Bypass mode is not supported for CMOS output clocks. 000: Reserved 001: Disable 010: CMOS 011: Low swing LVDS 100: Reserved 101: LVPECL 110: CML 111: LVDS



# Register 8.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	Reserved		HLOG[1:0]		Reserved				
Туре	R		R/W		R				

Reset value = 0000 0000

Bit	Name	Function
7:6	Reserved	Reserved.
5:4		HLOG [1:0]. 00: Normal operation. 01: Holds CKOUT output at static logic 0. Entrance and exit from this state will occur without glitches or runt pulses. 10: Holds CKOUT output at static logic 1. Entrance and exit from this state will occur without glitches or runt pulses. 11: Reserved.
3:0	Reserved	Reserved.

# Register 10.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			Reserved	DSBL_ REG	_			
Туре			R		R/W	F	₹	

Reset value = 0000 0000

Bit	Name	Function
7:3	Reserved	Reserved.
2	DSBL_REG	DSBL_REG. This bit controls the powerdown of the CKOUT output buffer. If disable mode is selected, the NC_LS output divider is also powered down.  0: CKOUT enabled.  1: CKOUT disabled.
1:0	Reserved	Reserved.



# Register 11.

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name		Reserved									
Туре				R				R/W			

Reset value = 0100 0000

Bit	Name	Function
7:1	Reserved	Reserved.
0	PD_CK	PD_CK. This bit controls the powerdown of the CKIN input buffer. 0: CKIN enabled. 1: CKIN disabled.

# Register 19.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved			VALTIN	/IE [1:0]	LOCKT [2:0]		
Туре	R			R/	W		R/W	

Reset value = 0010 1100

Bit	Name	Function
7:5	FOS_EN	Reserved.
4:3	VALTIME [1:0]	VALTIME [1:0].  Sets amount of time for input clock to be valid before the associated alarm is removed.  00: 2 ms  01: 100 ms  10: 200 ms  11: 13 seconds
2:0	LOCKT [2:0]	LOCKT [2:0].  Sets retrigger interval for one shot monitoring phase detector output. One shot is triggered by a phase slip in the DSPLL. Refer to the Family Reference Manual for more details.  000: 106 ms  001: 53 ms  010: 26.5 ms  011: 13.3 ms  100: 6.6 ms  111: .83 ms



# Register 20.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		Reserved						
Туре			F	₹			R/W	R/W

Reset value = 0011 1110

Bit	Name	Function
7:2	Reserved	Reserved.
1	LOL_PIN	LOL_PIN. The LOL_INT status bit can be reflected on the LOL output pin. 0: LOL output pin tristated 1: LOL_INT status reflected to output pin
0	INT_PIN	INT_PIN.  Reflects the interrupt status on the INT_CB output pin.  0: Interrupt status not displayed on INT_CB output pin. If CK1_BAD_PIN = 0, INT_CB output pin is tristated.  1: Interrupt status reflected to output pin. Instead, the INT_CB pin indicates when CKIN is bad.

# Register 22.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		Reserved							
Туре		R							

Reset value = 1101 1111

Bit	Name	Function
7:2	Reserved	Reserved.
2	CK_BAD_ POL	CK_BAD_POL.  Sets the active polarity for the INT_CB and C2B signals when reflected on output pins.  0: Active low  1: Active high
1	LOL_POL	LOL_POL. Sets the active polarity for the LOL status when reflected on an output pin.  0: Active low  1: Active high
0	INT_POL	INT_POL. Sets the active polarity for the interrupt status when reflected on the INT_CB output pin. 0: Active low 1: Active high

# Register 23.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		Reserved							
Туре			F	₹			R/W	R/W	

Reset value = 0001 1111

Bit	Name	Function
7:2	Reserved	Reserved.
1	LOS_MSK	LOS_MSK.  Determines if a LOS on CKIN (LOS_FLG) is used in the generation of an interrupt. Writes to this register do not change the value held in the LOS_FLG register.  0: LOS alarm triggers active interrupt on INT_CB output (if INT_PIN=1).  1: LOS_FLG ignored in generating interrupt output.
0	LOSX_MSK	LOSX_MSK.  Determines if a LOS on XA/XB(LOSX_FLG) is used in the generation of an interrupt.  Writes to this register do not change the value held in the LOSX_FLG register.  0: LOSX alarm triggers active interrupt on INT_CB output (if INT_PIN=1).  1: LOSX_FLG ignored in generating interrupt output.

# Register 24.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	Reserved									
Туре				R				R/W		

Reset value = 0011 1111

Bit	Name	Function
7:2	Reserved	Reserved.
0	LOL_MSK	LOL_MSK.  Determines if the LOL_FLG is used in the generation of an interrupt. Writes to this register do not change the value held in the LOL_FLG register.  0: LOL alarm triggers active interrupt on INT_CB output (if INT_PIN=1).  1: LOL_FLG ignored in generating interrupt output.



# Register 25.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		N1_HS [2:0]		Reserved					
Туре	R/W					R			

Reset value = 0010 0000

Bit	Name	Function
7:5	N1_HS [2:0]	N1_HS [2:0]. Sets value for N1 high speed divider which drives NC1_LS low-speed divider. 000: N1= 4 001: N1= 5
		010: N1= 5 010: N1=6 011: N1= 7 100: N1= 8
		101: N1= 9 110: N1= 10 111: N1= 11
4:0	Reserved	Reserved.

# Register 31.

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name		Rese	erved		NC1_LS [19:16]				
Туре		F	₹			R/	/W		

Reset value = 0000 0000

Bit	Name	Function
7:4	Reserved	Reserved.
3:0	NC1_LS [19:16]	NC1_LS [19:16].  Sets value for NC1_LS divider, which drives CKOUT output. The value of the register must be either odd or zero.  00000000000000000000000000000000000



# Register 32.

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name		NC1_LS [15:8]									
Туре				R/	W						

Reset value = 0000 0000

Bit	Name	Function
7:0	NC1_LS [15:8]	NC1_LS [15:8].  Sets value for NC1_LS, which drives CKOUT output. The value of the register must be either odd or zero.  00000000000000000000000000000000000
		111111111111111111=2^20  Valid divider values=[1, 2, 4, 6,, 2^20]

# Register 33.

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name		NC1_LS [7:0]									
Туре				R/	W						

Reset value = 0011 0001

Bit	Name	Function
7:0	NC1_LS [19:0]	NC1_LS [7:0].  Sets value for NC1_LS, which drives CKOUT output. The value of the register must be either odd or zero.  00000000000000000000000000000000000



# Register 40.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	N2_HS [2:0]			Reserved		N2_LS [19:16]				
Туре		R/W				R	/W			

Reset value = 1100 0000

Bit	Name	Function
7:5	N2_HS [2:0]	N2_HS [2:0]. Sets value for N2 high speed divider which drives N2_LS low-speed divider.
		000: 4
		001: 5
		010: 6
		011: 7
		100: 8
		101: 9
		110: 10
		111: 11
4	Reserved	Reserved.
3:0	N2_LS [19:16]	N2_LS [19:16].
		Sets value for N2 low-speed divider, which drives phase detector.
		00000000000000001 = 2
		00000000000000011 = 4
		00000000000000101 = 6
		111111111111111111 = 2^20
		Valid divider values = [2, 4, 6,, 2^20]



# Register 41.

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name	N2_LS [15:8]										
Туре				R/	W						

Reset value = 0000 0000

Bit	Name	Function
7:0	N2_LS [15:8]	N2_LS [15:8].  Sets value for N2 low-speed divider, which drives phase detector.  0000000000000000001 = 2  000000000000000011 = 4  000000000000000101 = 6  11111111111111111 = 2^20  Valid divider values = [2, 4, 6,, 2^20]

# Register 42.

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name	N2_LS [7:0]										
Туре				R/	W						

Reset value = 1111 1001

Bit	Name	Function
7:0	N2_LS [7:0]	N2_LS [7:0].  Sets value for N2 low-speed divider, which drives phase detector.  0000000000000000001 = 2  000000000000000011 = 4  00000000000000011 = 6  11111111111111111 = 2^20  Valid divider values = [2, 4, 6,, 2^20]



# Register 43.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			Reserved	N31 [18:16]				
Туре			R		R/W			

Reset value = 0000 0000

Bit	Name	Function
7:3	Reserved	Reserved.
2:0	N31 [18:16]	N31 [18:16]. Sets value for input divider for CKIN. 0000000000000000000 = 1 000000000000000

# Register 44.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	N31_[15:8]									
Туре				R/	W					

Reset value = 0000 0000

Bit	Name	Function
7:0	N31_[15:8]	N31_[15:8]. Sets value for input divider for CKIN. 000000000000000000 = 1 0000000000000000
		 1111111111111111 = 2^19 Valid divider values=[1, 2, 3,, 2^19]



# Register 45.

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	N31_[7:0]									
Туре				R/	W					

Reset value = 0000 1001

Bit	Name	Function
7:0	N31_[7:0	N31_[7:0].  Sets value for input divider for CKIN.  0000000000000000000 = 1  0000000000000

# Register 46.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			Reserved	N32_[18:16]				
Туре			R		R/W			

Reset value = 0000 0000

Bit	Name	Function
7:3	Reserved	Reserved.
2:0	N32_[18:16]	N32_[18:16].
		Sets value for input divider for the XO clock in free-run mode.  000000000000000000 = 1  00000000000000



# Register 47.

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name	N32_[15:8]										
Туре				R/	W						

Reset value = 0000 0000

Bit	Name	Function
7:0	N32_[15:8]	N32_[15:8].  Sets value for input divider for the XO clock in free-run mode.  0000000000000000000 = 1  0000000000000

# Register 48.

Bit	D7	D6	D5	D4	D3	D2	D1	D0				
Name		N32_[7:0]										
Туре			R/	W								

Reset value = 0000 1001

Bit	Name	Function
7:0	N32_[7:0]	N32_[7:0].
		Sets value for input divider for the XO clock in free-run mode.
		00000000000000000 = 1
		0000000000000001 = 2
		0000000000000010 = 3
		1111111111111111 = 2^19
		Valid divider values=[1, 2, 3,, 2^19]



# Register 128.

Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name		Reserved									
Туре				R				R			

Reset value = 0010 0000

Bit	Name	Function
7:1	Reserved	Reserved.
0	REG _	CK_ACTV_REG. Indicates if CKIN is currently the active clock for the PLL input.  0: CKIN is not the active input clock. Either it is not selected or LOS_INT is 1.  1: CKIN is the active input clock.

# Register 129.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		LOS_INT	LOSX_INT					
Туре			F	₹			R	R

Reset value = 0000 0110

Bit	Name	Function
7:2	Reserved	Reserved.
1	LOS_INT	LOS_INT. Indicates the LOS status on CKIN. 0: Normal operation. 1: Internal loss-of-signal alarm on CKIN input.
0	LOSX_INT	LOSX_INT. Indicates the LOS status of the external reference on the XA/XB pins. 0: Normal operation. 1: Internal loss-of-signal alarm on XA/XB reference clock input.



# Register 130.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved							LOL_INT
Туре		R						

Reset value = 0000 0001

Bit	Name	Function
7:3	Reserved	Reserved.
0	_	PLL Loss of Lock Status.  0: PLL locked.  1: PLL unlocked.

# Register 131.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			LOS_FLG	LOSX_FLG				
Туре		R						R/W

Reset value = 0001 1111

Bit	Name	Function
7:2	Reserved	Reserved.
1	LOS_FLG	CKIN Loss-of-Signal Flag.  0: Normal operation  1: Held version of LOS_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOS_MSK bit. Flag cleared by writing 0 to this bit.
0	LOSX_FLG	External Reference (signal on pins XA/XB) Loss-of-Signal Flag.  0: Normal operation  1: Held version of LOSX_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOSX_MSK bit. Flag cleared by writing 0 to this bit.



# Register 132.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name			LOL_FLG	Reserved				
Туре		R						R

Reset value = 0000 0010

Bit	Name	Function
7:2, 0	Reserved	Reserved.
1	LOL_FLG	PLL Loss of Lock Flag.  0: PLL locked  1: Held version of LOL_INT. Generates active output interrupt if output interrupt pin is enabled (INT_PIN = 1) and if not masked by LOL_MSK bit. Flag cleared by writing 0 to this bit.

# Register 134.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	PARTNUM_RO [11:4]							
Туре		R						

Reset value = 0000 0001

Bit	Name	Function
7:0	_	<b>Device ID (1 of 2).</b> 0000 0001 + 0011: Si5319



# Register 135.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		PARTNUM	1_RO [3:0]		REVID_RO [3:0]			
Туре		F	₹			F	₹	

Reset value = 1010 0010

Bit	Name	Function
7:4	_	<b>Device ID (2 of 2).</b> 0000 0001 + 0011: Si5319
3:0	REVID_RO	Indicates Revision Number of Device.
	[3:0]	0000: Revision A
		0001: Revision B
		0010: Revision C
		Others: Reserved



## Register 136.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	RST_REG	ICAL	Reserved				GRADE_	_RO [1:0]
Туре	R/W	R/W	R				F	₹

Reset value = 0000 0000

Bit	Name	Function
7	RST_REG	Internal Reset (Same as Pin Reset).  Note: The I2C (or SPI) port may not be accessed until 10 ms after RST_REG is asserted.  0: Normal operation.  1: Reset of all internal logic. Outputs disabled or tristated during reset.
6	ICAL	Start an Internal Calibration Sequence. For proper operation, the device must go through an internal calibration sequence. ICAL is a self-clearing bit. Writing a one to this location initiates an ICAL. The calibration is complete once the LOL alarm goes low. A valid stable clock (within 100 ppm) must be present to begin ICAL.  Note: Any divider, CLKINn_RATE or BWSEL_REG changes require an ICAL to take effect.  0: Normal operation.  1: Writing a "1" initiates internal self-calibration. Upon completion of internal self-calibration, LOL will go low.
5:2	Reserved	Reserved.
1:0	GRADE_RO [1:0]	Indicates Maximum Clock Output Frequency of this Device.  Limits the range of the N1_HS divider.  00: N1_HS x NC1_LS > 4. Maximum clock output frequency = 1.4175 GHz.  01: N1_HS x NC1_LS > 6. Maximum clock output frequency = 808 MHz.  10: N1_HS x NC1_LS > 14. Maximum clock output frequency = 346 MHz.  11: N1_HS x NC1_LS > 20. Maximum clock output frequency = 243 MHz.



## Register 138.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name				Reserved				LOS_EN [1:1]
Туре				R				R/W

Reset value = 0000 1111

Bit	Name	Function
7:3	Reserved	Reserved.
0	LOS_EN [1:0]	Enable CKIN LOS Monitoring on the Specified Input (1 of 2).
		Note: LOS_EN is split between two registers.  00: Disable LOS monitoring.  01: Reserved.  10: Enable LOSA monitoring.  11: Enable LOS monitoring.  LOSA is a slower and less sensitive version of LOS. See the Family Reference Manual
		for details.

# Register 139.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	Reserved			LOS_EN [0:0]	Reserved			
Туре	R			R/W		F	₹	

Reset value = 1111 1111

Bit	Name	Function
7:5	Reserved	Reserved.
4	LOS_EN [1:0]	Enable CKIN LOS Monitoring on the Specified Input (1 of 2).  Note: LOS_EN is split between two registers.  00: Disable LOS monitoring.  01: Reserved.  10: Enable LOSA monitoring.  11: Enable LOS monitoring.  LOSA is a slower and less sensitive version of LOS. See the family reference manual for details.
3:0	Reserved	Reserved.



#### Register 185.

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		NVM_REVID [7:0]						
Туре		R						

Reset value = 0001 0011

Bit	Name	Function
7:0	NVM_REVID [7:0]	NVM_REVID.

Table 8. CKOUT\_ALWAYS\_ON and SQ\_ICAL Truth Table

CKOUT_ALWAYS_ON	SQ_ICAL	Results
0	0	CKOUT OFF until after the first ICAL.
0	1	CKOUT OFF until after the first successful ICAL (i.e., when LOL is low).
1	0	CKOUT always ON, including during an ICAL.
1	1	CKOUT always ON, including during an ICAL. Use these settings to preserve output-to-output skew.


Table 9 lists all of the register locations that should be followed by an ICAL after their contents are changed.

**Table 9. Register Locations Requiring ICAL** 

Addr	Register
0	BYPASS_REG
0	CKOUT_ALWAYS_ON
2	BWSEL_REG
5	ICMOS
10	DSBL_REG
11	PD_CK
19	VALTIME
19	LOCKT
25	N1_HS
31	NC1_LS
40	N2_HS
40	N2_LS
43	N31



# 5. Pin Descriptions: Si5319



Pin#	Pin Name	I/O	Signal Level	Description
1	RST	I	LVCMOS	External Reset.  Active low input that performs external hardware reset of device.  Resets all internal logic to a known state and forces the device registers to their default value. Clock outputs are disabled during reset. The part must be programmed after a reset or power-on to get a clock output. See Family Reference Manual for details.  This pin has a weak pull-up.
2, 4, 9, 12–14, 30, 33–35	NC	_	_	No Connection.  Leave floating. Make no external connections to this pin for normal operation.
3	INT_CB	0	LVCMOS	Interrupt/CKIN Invalid Indicator.  This pin functions as a device interrupt output or an alarm output for CKIN. If used as an interrupt output, <u>INT PIN</u> must be set to 1. The pin functions as a maskable interrupt output with active polarity controlled by the <u>INT POL</u> register bit.  If used as an alarm output, the pin functions as a LOS alarm indicator for CKIN. Set <u>CK BAD PIN</u> = 1 and <u>INT PIN</u> = 0.  0 = CKIN present.  1 = LOS on CKIN.  The active polarity is controlled by <u>CK BAD POL</u> . If no function is selected, the pin tristates.
5, 10, 32	V <sub>DD</sub>	V <sub>DD</sub>	Supply	Supply. The device operates from a 1.8, 2.5, or 3.3 V supply. Bypass capacitors should be associated with the following $V_{DD}$ pins: $ 5 \qquad 0.1 \ \mu F $ $ 10 \qquad 0.1 \ \mu F $ $ 32 \qquad 0.1 \ \mu F $ $ A 1.0 \ \mu F $ should also be placed as close to the device as is practical. underlined italics (e.g., $INT\_PIN$ . See Si5319 Register Map).



Pin#	Pin Name	I/O	Signal Level	Description					
7	XB	I	Analog	External Crystal or Reference Clock.					
6	XA		-	External crystal should be connected to these pins to use internal oscillator based reference. Refer to the Family Reference Manual for interfacing to an external reference. The external reference must be from a high-quality clock source (TCXO, OCXO). Frequency of crystal or external clock is set by the RATE pins.					
8, 31	GND	GND	Supply	Ground.					
19,20				Must be connected to system ground. Minimize the ground path impedance for optimal performance of this device. Grounding these pins does not eliminate the requirement to ground the GND PAD on the bottom of the package.					
11	RATE0	I	3-Level	External Crystal or Reference Clock Rate.					
15	RATE1			Three level inputs that select the type and rate of external crystal or reference clock to be applied to the XA/XB port. Refer to the Family Reference Manual for settings. These pins have both a weak pull-up and a weak pull-down; they default to M. The "HH" setting is not supported.					
16	CKIN+	I	Multi	Clock Input.					
17	CKIN-			Differential input clock. This input can also be driven with a single-ended signal. Input frequency range is 2 kHz to 710 MHz.					
18	LOL	0	LVCMOS	PLL Loss of Lock Indicator.					
				This pin functions as the active high PLL loss of lock indicator if the LOL_PIN register bit is set to 1.  0 = PLL locked.  1 = PLL unlocked.  If LOL_PIN = 0, this pin will tristate. Active polarity is controlled by the LOL_POL bit. The PLL lock status will always be reflected in the LOL_INT read only register bit.					
21	CS	I	LVCMOS	Xtal/Input Clock Select.					
				This pin selects the active DSPLL input clock, which can be a clock input or a crystal input. See the FREE_EN register for free run settings.  0 = Select clock input (CKIN).  1 = Select crystal or external reference clock.  This pin should not be left open.					
22	SCL	I	LVCMOS	Serial Clock/Serial Clock.					
				This pin functions as the serial clock input for both SPI and I <sup>2</sup> C modes. This pin has a weak pull-down.					
23	SDA_SDO	I/O	LVCMOS are indicated by	Serial Data.  In I <sup>2</sup> C control mode (CMODE = 0), this pin functions as the bidirectional serial data port.  In SPI control mode (CMODE = 1), this pin functions as the serial data output.  Funderlined italics (e.g., INT PIN. See Si5319 Register Map).					
	te: Internal register names are indicated by underlined italics (e.g., INT_PIN. See Si5319 Register Map).								



# Si5319

Pin#	Pin Name	I/O	Signal Level	Description
25	A1	I	LVCMOS	Serial Port Address.
24	A0			In $I^2C$ control mode (CMODE = 0), these pins function as hardware controlled address bits. The $I^2C$ address is 1101 [A2] [A1] [A0].
				In SPI control mode (CMODE = 1), these pins are ignored.
				These pins have a weak pull-down.
26	A2_SS	I	LVCMOS	Serial Port Address/Slave Select.
				In I <sup>2</sup> C control mode (CMODE = 0), this pin functions as a hardware controlled address bit [A2].  In SPI control mode (CMODE = 1), this pin functions as the slave
				select input.
				This pin has a weak pull-down.
27	SDI	ı	LVCMOS	Serial Data In.
	OBI	'	EVOIVIOO	In I <sup>2</sup> C control mode (CMODE = 0), this pin is ignored.
				In SPI control mode (CMODE = 1), this pin functions as the serial data
				input.
				This pin has a weak pull-down.
29	CKOUT-	0	Multi	Output Clock.
28	CKOUT+			Differential output clock with a frequency range of 10 MHz to 1.4175 GHz. Output signal format is selected by <i>SFOUT1_REG</i> register bits. Output is differential for LVPECL, LVDS, and CML compatible modes. For CMOS format, both output pins drive identical single-ended clock outputs.
36	CMODE	I	LVCMOS	Control Mode.
				Selects I <sup>2</sup> C or SPI control mode for the Si5319.
				$0 = I^2C$ Control Mode
				1 = SPI Control Mode
GND				Ground Pad.
PAD	GND	GND	Supply	The ground pad must provide a low thermal and electrical impedance to a ground plane.
Note: Ir	ote: Internal register names are indicated by underlined italics (e.g., INT_PIN. See Si5319 Register Map).			



# 6. Ordering Guide

Ordering Part Number	Output Clock Frequency Range	Package	ROHS6, Pb-Free	Temperature Range
Si5319A-C-GM	2 kHz–945 MHz 970–1134 MHz 1.213–1.417 GHz	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 °C
Si5319B-C-GM	2 kHz-808 MHz	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 °C
Si5319C-C-GM	2 kHz-346 MHz	36-Lead 6 x 6 mm QFN	Yes	–40 to 85 °C
Note: Add an R at the end of the device part number to denote tape and reel ordering options.				



# 7. Package Outline: 36-Pin QFN

Figure 6 illustrates the package details for the Si5319. Table 10 lists the values for the dimensions shown in the illustration.




Figure 6. 36-Pin Quad Flat No-lead (QFN)

**Table 10. Package Dimensions** 

Symbol	Millimeters			
	Min	Nom	Max	
Α	0.80	0.85	0.90	
A1	0.00	0.02	0.05	
b	0.18	0.25	0.30	
D		6.00 BSC		
D2	3.95	4.10	4.25	
е	0.50 BSC			
Е	6.00 BSC			
E2	3.95	4.10	4.25	

Symbol	Millimeters			
	Min	Nom	Max	
L	0.50	0.60	0.70	
θ	_	_	12°	
aaa		_	0.10	
bbb		_	0.10	
CCC		_	0.08	
ddd		_	0.10	
eee	_	_	0.05	

#### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to JEDEC outline MO-220, variation VJJD.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 8. Recommended PCB Layout




Figure 7. PCB Land Pattern Diagram




Figure 8. Ground Pad Recommended Layout



**Table 11. PCB Land Pattern Dimensions** 

Dimension	MIN	MAX
е	0.50 E	BSC.
E	5.42 F	REF.
D	5.42 F	REF.
E2	4.00	4.20
D2	4.00	4.20
GE	4.53	_
GD	4.53	_
X	<del>-</del>	0.28
Y	0.89 F	REF.
ZE	<del>-</del>	6.31
ZD	<del>-</del>	6.31

#### Notes (General):

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-SM-782 guidelines.
- **4.** All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### Notes (Solder Mask Design):

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### Notes (Stencil Design):


- **1.** A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- **4.** A 4 x 4 array of 0.80 mm square openings on 1.05 mm pitch should be used for the center ground pad.

#### Notes (Card Assembly):

- 1. A No-Clean, Type-3 solder paste is recommended.
- The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.



# 9. Si5319 Device Top Mark



Mark Method:	Laser	
Font Size:	0.80 mm Right-Justified	
Line 1 Marking:	Si5319	Customer Part Number Q = Speed Code: A, B, C See Ordering Guide for options
Line 2 Marking:	C-GM	C = Product Revision G = Temperature Range –40 to 85 °C (RoHS6) M = QFN Package
Line 3 Marking:	YYWWRF	YY = Year WW = Work Week R = Die Revision F = Internal code Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
Line 4 Marking:	Pin 1 Identifier	Circle = 0.75 mm Diameter Lower-Left Justified
	XXXX	Internal Code



### **DOCUMENT CHANGE LIST**

#### Revision 0.1 to Revision 0.2

- Changed 1.8 V operating range to ±5%.
- Updated Table 1 on page 4.
- Updated Table 2 on page 5.
- Added table under Figure 3 on page 14.
- Updated "3. Functional Description" on page 16.
- Clarified "5. Pin Descriptions: Si5319" on page 40.

#### Revision 0.2 to Revision 0.3

- Updated "5. Pin Descriptions: Si5319" on page 40.
  - Corrected Pins 11 and 15 description in table.

#### Revision 0.3 to Revision 0.4

- Updated Table 1 on page 4.
- Added "9. Si5319 Device Top Mark" on page 47.

#### **Revision 0.4 to Revision 0.41**

- Updated Table 1 on page 4.
  - Updated Thermal Resistance Junction to Ambient typical specification.
- Updated Figure 4, "Si5319 Typical Application Circuit (I<sup>2</sup>C Control Mode)," on page 15.
- Updated Figure 5, "Si5319 Typical Application Circuit (SPI Control Mode)," on page 15.
- Updated NC pin description in "5. Pin Descriptions: Si5319" on page 40.
- Updated "7. Package Outline: 36-Pin QFN" on page 44
- Added Figure 8, "Ground Pad Recommended Layout," on page 45.
- Added register map documentation.
- Updated Rise/Fall Time values.

#### Revision 0.41 to Revision 0.42

Changed register address labels to decimal.

#### Revision 0.42 to Revision 0.43

- Updated the following:
  - ESD specifications
  - · phase noise values
  - absolute Vdd maximum voltage
  - · typical phase noise plot
- Added specification for phase changes due to temperature variation
- Added information for the N32 register
- Added θ<sub>JC</sub> specification

#### Revision 0.43 to Revision 1.0

Replaced the specification tables (tables 1 and 2 from rev. 0.43) with the specification tables from the Si53x Reference Manual, rev 0.42.



Notes:



## Si5319

### **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

