

ISL43140, ISL43141, ISL43142

Low-Voltage, Single and Dual Supply, High Performance, Quad SPST, Analog Switches

FN6032 Rev 2.00 Aug 24, 2015

The Intersil ISL43140–ISL43142 devices are CMOS, precision, quad analog switches designed to operate from a single +2V to +12V supply or from a $\pm 2V$ to $\pm 6V$ supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption (1 μ W), low leakage currents (1nA max), and fast switching speeds (toN = 30ns, toFF = 18ns). A 12Ω maximum RoN flatness ensures signal fidelity, while channel-to-channel mismatch is guaranteed to be less than 2.5Ω . The 3mm x 3mm Quad No-Lead Flatpack (QFN) package alleviates board space limitations, making this newest line of low-voltage switches an ideal solution.

The ISL43140/ISL43141/ISL43142 are quad single-pole/ single-throw (SPST) devices. The ISL43140 has four normally closed (NC) switches; the ISL43141 has four normally open (NO) switches; the ISL43142 has two NO and two NC switches and can be used as a dual SPDT, or a dual 2:1 multiplexer.

Table 1 summarizes the performance of this family.

TABLE 1. FEATURES AT A GLANCE

	ISL43140	ISL43141	ISL43142 (No longer available or supported)		
Number of Switches	4	4	4		
Configuration	All NC	All NO	2 NC / 2 NO		
10.8V R _{ON}	50Ω	50Ω	50Ω		
10.8V t _{ON} / t _{OFF}	30ns / 18ns	30ns / 18ns	30ns / 18ns		
±4.5V R _{ON}	50Ω	50Ω	50Ω		
±4.5V t _{ON} / t _{OFF}	40ns / 15ns	40ns / 15ns	40ns / 15ns		
4.5V R _{ON}	110Ω	110Ω	110Ω		
4.5V t _{ON} / t _{OFF}	50ns / 20ns	50ns / 20ns	50ns / 20ns		
2.7V R _{ON}	200Ω	200Ω	200Ω		
2.7V t _{ON} / t _{OFF}	120ns / 25ns	120ns / 25ns	120ns / 25ns		
Packages	16 Ld SOIC (N), 16 Ld 3x3 QFN, 16 Ld TSSOP				

Features

- Fully Specified at ±5V, 12V, 5V, and 3V Supplies for 10% Tolerances
- · Four Separately Controlled SPST Switches
- Pin Compatible with DG411/DG412/DG413

r
• ON Resistance (R _{ON})
• RON Matching Between Channels
Low Charge Injection 5pC (Max)
• Low Power Consumption (PD)
Low Leakage Current (Max at 85°C) 5nA
Fast Switching Action
- t _{ON} 30ns
- t _{OFF} 18ns

- Guaranteed Break-Before-Make (ISL43142 only)
- Minimum 2000V ESD Protection per Method 3015.7
- TTL, CMOS Compatible
- Pb-free Available

Applications


- · Battery Powered, Handheld, and Portable Equipment
 - Cellular/Mobile Phones
 - Pagers
 - Laptops, Notebooks, Palmtops
- · Communications Systems
 - Military Radios
 - RF "Tee" Switches
- Test Equipment
 - Ultrasound
 - Electrocardiograph
- · Heads-Up Displays
- · Audio and Video Switching
- · General Purpose Circuits
 - +3V/+5V DACs and ADCs
 - Digital Filters
 - Operational Amplifier Gain Switching Networks
 - High Frequency Analog Switching
 - High Speed Multiplexing

Related Literature


 Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"

Pinouts (Note 1)


ISL43140 (SOIC, TSSOP) TOP VIEW



ISL43141 (SOIC, TSSOP) TOP VIEW





ISL43142 (SOIC, TSSOP) TOP VIEW




NOTE:

1. Switches Shown for Logic "0" Input.







Truth Table

	ISL43140	ISL43141	ISL43142			
LOGIC	SW 1, 2, 3, 4	SW 1, 2, 3, 4	SW 1, 4	SW 2, 3		
0	ON	OFF	OFF	ON		
1	OFF	ON	ON	OFF		

NOTE: Logic "0" \leq 0.8V. Logic "1" \geq 2.4V.

Pin Descriptions

PIN	FUNCTION
V+	Positive Power Supply Input
V-	Negative Power Supply Input. Connect to GND for Single Supply Configurations.
GND	Ground Connection
IN	Digital Control Input
СОМ	Analog Switch Common Pin
NO	Analog Switch Normally Open Pin
NC	Analog Switch Normally Closed Pin
N.C.	No Internal Connection

Ordering Information

PART NUMBER (BRAND) (NOTES 2, 3)	TEMP. RANGE (°C)	PACKAGE RoHS Compliant	PKG. DWG. #
ISL43140IBZ	-40 to 85	16 Ld SOIC (N)	M16.15
ISL43140IRZ (140I)	-40 to 85	16 Ld QFN	L16.3x3
ISL43140IVZ	-40 to 85	16 Ld TSSOP	M16.173
ISL43141IBZ	-40 to 85	16 Ld SOIC (N)	M16.15
ISL43141IRZ (141I)	-40 to 85	16 Ld QFN	L16.3x3
ISL43141IVZ	-40 to 85	16 Ld TSSOP	M16.173
ISL43142IBZ (No longer available, recommended replacement: ISL43120IHZ-T)	-40 to 85	16 Ld SOIC (N)	M16.15
ISL43142IVZ (No longer available, recommended replacement: ISL43120IHZ-T)	-40 to 85	16 Ld TSSOP	M16.173

NOTES:

- 2. Most surface mount devices are available on tape and reel; add "-T" to suffix.
- 3. Intersil Pb-free products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which is compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J Std-020B.



Absolute Maximum Ratings
V+ to V0.3 to15V
V+ to GND0.3 to 15 V
V- to GND15 to 0.3V
All Other Pins (Note 4) ((V-) - 0.3V) to ((V+) + 0.3V)
Continuous Current (Any Terminal)
Peak Current, IN, NO, NC, or COM
(Pulsed 1ms, 10% Duty Cycle, Max) 20mA
ESD Rating (Per MIL-STD-883 Method 3015) >2kV

Thermal Information

Thermal Resistance (Typical, Note 5)	θ _{JA} (°C/W)
16 Ld SOIC Package	115
16 Ld QFN Package	75
16 Ld TSSOP Package	150
Maximum Junction Temperature (Plastic Package)	
Moisture Sensitivity (See Technical Brief TB363)	
All Other Packages	Level 1
QFN Package	Level 2
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC and TSSOP - Lead Tips Only)	

Operating Conditions

Temperature Range ISL4314XIX-40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 4. Signals on NC, NO, COM, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current ratings.
- 5. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications: $\pm 5V$ Supply Test Conditions $V_{SUPPLY} = \pm 4.5V$ to $\pm 5.5V$, GND = 0V, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$ (Note 6), Unless Otherwise Specified

$See \\ R_{ON} \ Matching \ Between \ Channels, \\ \Delta R_{ON} \\ R_{ON} \ Flatness, \ R_{FLAT(ON)} \\ V_S = \\ NO \ or \ NC \ OFF \ Leakage \ Current, \\ INO(OFF) \ or \ INC(OFF) \\ Note \\ Note \\ NO \ or \ NC \ OFF \ Note \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ or \ NC \ OFF \ NOTE \\ NO \ OFF \ NO \ OFF \ NO \ NC \ NC \ NO \ NC \ NC \ NC \ NC$	= ± 4.5 V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ± 3 V, e Figure 5 = ± 4.5 V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ± 3 V = ± 4.5 V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ± 3 V, Note 9 = ± 5.5 V, V _{COM} = ± 4.5 V, V _{NO} or V _{NC} = ± 4.5 V, te 8	Full 25 Full 25 Full 25 Full Full	V- - - - -	- 50 - 2	V+ 65 75 2.5	V Ω Ω
$\begin{array}{ccc} \text{ON Resistance, R}_{ON} & \text{V}_S = \\ \text{See} \\ \\ \text{R}_{ON} \text{ Matching Between Channels,} & \text{V}_S = \\ \\ \Delta R_{ON} & \\ \\ \text{R}_{ON} \text{ Flatness, R}_{FLAT(ON)} & \text{V}_S = \\ \\ \text{NO or NC OFF Leakage Current,} & \text{V}_S = \\ \\ \text{INO(OFF) or INC(OFF)} & \text{Note} \\ \end{array}$	e Figure 5 $= \pm 4.5 \text{V}, \text{ I}_{COM} = 1.0 \text{mA}, \text{ V}_{NO} \text{ or V}_{NC} = \pm 3 \text{V}$ $= \pm 4.5 \text{V}, \text{ I}_{COM} = 1.0 \text{mA}, \text{ V}_{NO} \text{ or V}_{NC} = \pm 3 \text{V}, \text{ Note 9}$ $= \pm 5.5 \text{V}, \text{ V}_{COM} = \pm 4.5 \text{V}, \text{ V}_{NO} \text{ or V}_{NC} = \overline{+} 4.5 \text{V},$ te 8	25 Full 25 Full 25 Full 25 Full	-	50 - 2 -	65 75 2.5	Ω
$See \\ R_{ON} \ Matching \ Between \ Channels, \\ \Delta R_{ON} \\ R_{ON} \ Flatness, \ R_{FLAT(ON)} \\ V_S = \\ NO \ or \ NC \ OFF \ Leakage \ Current, \\ I_{NO(OFF)} \ or \ I_{NC(OFF)} \\ V_S = \\ Note \\ Note \\ NO \ or \ NC \ OFF \ Leakage \ Current, \\ Note \\ Not$	e Figure 5 $= \pm 4.5 \text{V}, \text{ I}_{COM} = 1.0 \text{mA}, \text{ V}_{NO} \text{ or V}_{NC} = \pm 3 \text{V}$ $= \pm 4.5 \text{V}, \text{ I}_{COM} = 1.0 \text{mA}, \text{ V}_{NO} \text{ or V}_{NC} = \pm 3 \text{V}, \text{ Note 9}$ $= \pm 5.5 \text{V}, \text{ V}_{COM} = \pm 4.5 \text{V}, \text{ V}_{NO} \text{ or V}_{NC} = \overline{+} 4.5 \text{V},$ te 8	Full 25 Full 25 Full	-	- 2 -	75 2.5	Ω
$\begin{array}{c} R_{ON} \text{ Matching Between Channels,} & V_S = \\ \Delta R_{ON} & \\ R_{ON} \text{ Flatness, } R_{FLAT(ON)} & V_S = \\ NO \text{ or NC OFF Leakage Current,} & V_S = \\ NO \text{ (OFF) or } I_{NO(OFF)} & Note \\ \end{array}$	= ± 4.5 V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ± 3 V = ± 4.5 V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ± 3 V, Note 9 = ± 5.5 V, V _{COM} = ± 4.5 V, V _{NO} or V _{NC} = $\overline{+}4.5$ V, te 8	25 Full 25 Full	-	2	2.5	
$\begin{array}{lll} \Delta R_{ON} & & & \\ R_{ON} \ Flatness, \ R_{FLAT(ON)} & & V_S = \\ \\ NO \ or \ NC \ OFF \ Leakage \ Current, & V_S = \\ INO(OFF) \ or \ I_{NC(OFF)} & Note \\ \end{array}$	= ± 4.5 V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = ± 3 V, Note 9 = ± 5.5 V, V _{COM} = ± 4.5 V, V _{NO} or V _{NC} = $\overline{+}4.5$ V, te 8	Full 25 Full	-	-		Ω
R _{ON} Flatness, R _{FLAT(ON)} V _S = NO or NC OFF Leakage Current, I _{NO(OFF)} or I _{NC(OFF)} V _S = Note	= ± 5.5 V, V _{COM} = ± 4.5 V, V _{NO} or V _{NC} = $\overline{+}4.5$ V, te 8	25 Full	-	-	_	
NO or NC OFF Leakage Current, V _S = Note	= ± 5.5 V, V _{COM} = ± 4.5 V, V _{NO} or V _{NC} = $\overline{+}4.5$ V, te 8	Full	-		5	Ω
I _{NO(OFF)} or I _{NC(OFF)} Note	te 8			10	12	Ω
I _{NO(OFF)} or I _{NC(OFF)} Note	te 8		-	-	13	Ω
110(011)		25	-1	0.01	1	nA
COM OFF Lookage Current	Note 8	Full	-5	-	5	nA
-	= ± 5.5 V, $V_{COM} = \pm 4.5$ V, V_{NO} or $V_{NC} = \pm 4.5$ V,	25	-1	0.01	1	nA
I _{COM(OFF)} Note	te 8	Full	-5	-	5	nA
COM ON Leakage Current, V _S =	= ± 5.5 V, V _{COM} = V _{NO} or V _{NC} = ± 4.5 V, Note 8	25	-2	0.01	2	nA
ICOM(ON)		Full	-10	-	10	nA
DIGITAL INPUT CHARACTERISTICS						
Input Voltage High, V _{INH}		Full	2.4	1.6	-	V
Input Voltage Low, V _{INL}		Full	-	1.6	0.8	V
Input Current, I _{INH} , I _{INL} V _S =	$= \pm 5.5$ V, V _{IN} = 0V or V+	Full	-0.5	0.03	0.5	μΑ
DYNAMIC CHARACTERISTICS						
	= ± 4.5 V, V _{NO} or V _{NC} = ± 3 V, R _L = 300Ω , C _L = 35 pF,	25	-	40	80	ns
V _{IN}	_V = 0 to 3V, See Figure 1	Full	-	=	100	ns
	= ± 4.5 V, V _{NO} or V _{NC} = ± 3 V, R _L = 300Ω , C _L = 35 pF,	25	-	15	30	ns
V _{IN}	_V = 0 to 3V, See Figure 1	Full	-	-	40	ns
	= ± 5.5 V, V _{NO} or V _{NC} = ± 3 V, R _L = 300Ω , C _L = 35 pF, $_{\rm I}$ = 0 to 3V, See Figure 3	Full	5	20	-	ns
Charge Injection, Q C _L =	= 1.0nF, V_G = 0V, R_G = 0 Ω , See Figure 2	25	-	1	5	рС
NO or NC OFF Capacitance, COFF f = 1	1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	7	-	pF
COM OFF Capacitance, f = 1 CCOM(OFF)	1MHz, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	7	-	pF
COM ON Capacitance, C _{COM(ON)} f = 1	1MHz, V _{NO} or V _{NC} = V _{COM} = 0V, See Figure 7	25	-	14	_	pF



Electrical Specifications: ±5V Supply Test Conditions V_{SUPPLY} = ±4.5V to ±5.5V, GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 6), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 7) MIN	TYP	(NOTE 7) MAX	UNITS
OFF Isolation	$R_L = 50\Omega$, $C_L = 15pF$, $f = 100kHz$,	25	-	>90	-	dB
Crosstalk, Note 10	V _{NO} or V _{NC} = 1V _{RMS} , See Figures 4, 6, and 19	25	-	<-90	-	dB
All Hostile Crosstalk	$R_L = 50\Omega$, $C_L = 15pF$, $f = 10MHz$, V_{NO} or $V_{NC} = 1V_{RMS}$, See Figure 19	25	-	-60	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 15pF$, $f = 1MHz$, See Figure 20	25	-	60	-	dB
POWER SUPPLY CHARACTERIS	TICS					
Power Supply Range		Full	±2	-	±6	V
Positive Supply Current, I+	$V_S = \pm 5.5V$, $V_{IN} = 0V$ or V+, Switch On or Off	25	-1	0.05	1	μΑ
		Full	-1	-	1	μΑ
Negative Supply Current, I-		25	-1	0.05	1	μА
		Full	-1	-	1	μА

NOTES:

- 6. V_{IN} = Input voltage to perform proper function.
- 7. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- 8. Leakage parameter is 100% tested at high temp, and guaranteed by correlation at 25°C.
- 9. Flatness is defined as the delta between the maximum and minimum RON values over the specified voltage range.
- 10. Between any two switches.

Electrical Specifications: 12V Supply Test Conditions: V+ = +10.8V to +13.2V, V- = GND = 0V, V_{INH} = 5V, V_{INL} = 0.8V (Note 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 7) MIN	ТҮР	(NOTE7) MAX	UNITS
ANALOG SWITCH CHARACTERIS	STICS					
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V + = 10.8V$, $I_{COM} = 1.0mA$, V_{NO} or $V_{NC} = 9V$,	25	-	50	65	Ω
	See Figure 5	Full	-	60	75	Ω
R _{ON} Matching Between Channels,	V+ = 10.8V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 9V	25	-	2	2.5	Ω
ΔR _{ON}		Full	-	-	5	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V + = 10.8V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 3V$, $6V$, $9V$,	25	-	8	12	Ω
Note 9	ote 9	Full	-	9	13	Ω
NO or NC OFF Leakage Current,	$V+ = 13.2V$, $V_{COM} = 1V$, $10V$, V_{NO} or $V_{NC} = 10V$, $1V$,	25	-1	-	1	nA
I _{NO(OFF)} or I _{NC(OFF)}	Note 8	Full	-5	-	5	nA
COM OFF Leakage Current,	$V+ = 13.2V$, $V_{COM} = 10V$, $1V$, V_{NO} or $V_{NC} = 1V$, $10V$,	25	-1	-	1	nA
ICOM(OFF)	Note 8	Full	-5	-	5	nA
COM ON Leakage Current,	$V+ = 13.2V$, $V_{COM} = 1V$, 10V, or V_{NO} or $V_{NC} = 1V$, 10V, Note 8	25	-2	-	2	nA
I _{COM(ON)}		Full	-10	-	10	nA
DIGITAL INPUT CHARACTERISTI	cs				1	
Input Voltage High, V _{INH}		Full	3.5	3.1	-	V
Input Voltage Low, V _{INL}		Full	-	-	0.8	V
Input Current, I _{INH} , I _{INL}	V+ = 13.2V, V _{IN} = 0V or V+	Full	-1	-	1	μΑ
DYNAMIC CHARACTERISTICS					1	
Turn-ON Time, t _{ON}	$V + = 10.8V$, V_{NO} or $V_{NC} = 10V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	30	70	ns
	V _{IN} = 0 to 3.3V, See Figure 1	Full	-	34	100	ns
Turn-OFF Time, t _{OFF}	$V+ = 10.8V$, V_{NO} or $V_{NC} = 10V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	18	50	ns
	V _{IN} = 0 to 3.3V, See Figure 1	Full	-	20	75	ns
Break-Before-Make Time Delay (ISL43142), t _D	V+ = 13.2V, V _{NO} or V _{NC} = 10V, R _L = 300 Ω , C _L = 35pF, V _{IN} = 0 to 3.3V, See Figure 3	Full	0	8	-	ns



Electrical Specifications: 12V Supply Test Conditions: V+=+10.8V to +13.2V, V-=GND=0V, $V_{INH}=5V$, $V_{INL}=0.8V$ (Note 6), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	(NOTE 7) MIN	TYP	(NOTE7) MAX	UNITS
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$, See Figure 2	25	-	5	15	рC
OFF Isolation	$R_L = 50\Omega$, $C_L = 15pF$, $f = 100kHz$,	25	-	>90	-	dB
Crosstalk, Note 10	V _{NO} or V _{NC} = 1V _{RMS} , See Figures 4, 6, and 19	25	-	<-90	-	dB
All Hostile Crosstalk	$R_L = 50\Omega$, $C_L = 15pF$, $f = 10MHz$, V_{NO} or $V_{NC} = 1V_{RMS}$, See Figure 19	25	-	-60	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 15pF$, $f = 1MHz$, See Figure 20	25	-	60	-	dB
NO or NC OFF Capacitance, COFF	f = 1MHz, V _{NO} or V _{NC} = V _{COM} = 0V, See Figure 7	25	-	7	-	pF
COM OFF Capacitance, CCOM(OFF)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	7	-	pF
COM ON Capacitance, C _{COM(ON)}	f = 1MHz, V _{NO} or V _{NC} = V _{COM} = 0V, See Figure 7	25	-	14	-	pF
POWER SUPPLY CHARACTERIST	rics		1			
Positive Supply Current, I+	V+ = 13.2V, V _{IN} = 0V or V+, Switch On or Off	25	-1	0.05	1	μА
		Full	-1	-	1	μА
Negative Supply Current, I-		25	-1	0.05	1	μА
		Full	-1	-	1	μА

Electrical Specifications: 5V Supply Test Conditions: $V_{+} = +4.5V$ to +5.5V, $V_{-} = GND = 0V$, $V_{INH} = 2.4V$, $V_{INL} = 0.8V$ (Note 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 7)	TYP	MAX (NOTE 7)	UNITS
ANALOG SWITCH CHARACTERIS	STICS	l.			- L	
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V+ = 4.5V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 3.5V$,	25	-	110	120	Ω
	See Figure 5	Full	-	-	150	Ω
R _{ON} Matching Between Channels,	V+ = 4.5V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 3.5V	25	-	1.5	2	Ω
ΔR _{ON}		Full	-	=	5	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V+ = 4.5V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 1.5V$ to $4.5V$,	25	-	12	16	Ω
	Note 9	Full	-	-	20	Ω
NO or NC OFF Leakage Current,	$V+ = 5.5V$, $V_{COM} = 1V$, 4.5V, V_{NO} or $V_{NC} = 4.5V$, $1V$,	25	-1	0.01	1	nA
I _{NO(OFF)} or I _{NC(OFF)}	Note 8	Full	-5	-	5	nA
COM OFF Leakage Current,	$V+ = 5.5V$, $V_{COM} = 1V$, 4.5V, V_{NO} or $V_{NC} = 4.5V$, $1V$,	25	-1	0.01	1	nA
I _{COM(OFF)}	Note 8	Full	-5	-	5	nA
COM ON Leakage Current,	V+ = 5.5V, V _{COM} = 1V, 4.5V, Note 8	25	-2	-	2	nA
ICOM(ON)		Full	-10	-	10	nA
DIGITAL INPUT CHARACTERISTI	cs	li .			- 11	
Input Voltage High, V _{INH}		Full	2.4	1.6	-	V
Input Voltage Low, V _{INL}		Full	-	1.6	0.8	V
Input Current, I _{INH} , I _{INL}	V+ = 5.5V, V _{IN} = 0V or V+	Full	-0.5	0.03	0.5	μА
DYNAMIC CHARACTERISTICS					1	
Turn-ON Time, t _{ON}	$V+ = 4.5V$, V_{NO} or $V_{NC} = 3V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	50	100	ns
	V _{IN} = 0 to 3V, See Figure 1	Full	-	-	150	ns
Turn-OFF Time, t _{OFF}	$V+ = 4.5V$, V_{NO} or $V_{NC} = 3V$, $R_L = 300\Omega$, $C_L = 35pF$,	25	-	20	50	ns
	V _{IN} = 0 to 3V, See Figure 1	Full	-	-	75	ns
Break-Before-Make Time Delay (ISL43142), t _D	V+ = 5.5V, V_{NO} or V_{NC} = 3V, R_L = 300 Ω , C_L = 35pF, V_{IN} = 0 to 3V, See Figure 3	Full	10	30	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$, See Figure 2	25	-	1	5	рC
OFF Isolation	$R_L = 50\Omega$, $C_L = 15pF$, $f = 100kHz$,	25	-	>90	-	dB
Crosstalk, Note 10	V _{NO} or V _{NC} = 1V _{RMS} , See Figures 4, 6, and 19	25	-	<-90	-	dB



Electrical Specifications: 5V Supply

Test Conditions: V+ = +4.5V to +5.5V, V- = GND = 0V, V_{INH} = 2.4V, V_{INL} = 0.8V (Note 6), Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 7)	TYP	MAX (NOTE 7)	UNITS
All Hostile Crosstalk	$R_L = 50\Omega$, $C_L = 15pF$, $f = 10MHz$, V_{NO} or $V_{NC} = 1V_{RMS}$, See Figure 19	25	-	-60	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 15pF$, $f = 1MHz$, See Figure 20	25	-	60	-	dB
NO or NC OFF Capacitance, C_{OFF} $f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7		25	-	7	-	pF
COM OFF Capacitance, CCOM(OFF)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7		-	7	-	pF
COM ON Capacitance, C _{COM(ON)}	f = 1MHz, V _{NO} or V _{NC} = V _{COM} = 0V, See Figure 7	25	-	14	-	pF
POWER SUPPLY CHARACTERISTICS						
Positive Supply Current, I+	V+ = 5.5V, V _{IN} = 0V or V+, Switch On or Off	25	-1	0.05	1	μΑ
		Full	-1	-	1	μΑ
Negative Supply Current, I-		25	-1	0.05	1	μΑ
		Full	-1	-	1	μА

Electrical Specifications: 3V to 3.3V Supply

Test Conditions: V+=+2.7V to +3.6V, V-=GND=0V, $V_{\mbox{INH}}=2.4V$, $V_{\mbox{INL}}=0.8V$ (Note 6), Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 7)	ТҮР	MAX (NOTE 7)	UNITS
ANALOG SWITCH CHARACTERIS	STICS	, ,	,		,	
Analog Signal Range, V _{ANALOG}		Full	0	-	V+	V
ON Resistance, R _{ON}	$V+ = 2.7V$, $I_{COM} = 1.0mA$, V_{NO} or $V_{NC} = 1V$,	25	-	200	250	Ω
	See Figure 5	Full	-	-	270	Ω
R _{ON} Matching Between Channels,	V+ = 2.7V, I _{COM} = 1.0mA, V _{NO} or V _{NC} = 1V	25	-	2	4	Ω
ΔR_{ON}		Full	-	-	6	Ω
R _{ON} Flatness, R _{FLAT(ON)}	$V+ = 2.7V$, $I_{COM} = 1.0$ mA, V_{NO} or $V_{NC} = 0.5V$ to 1.5V,	25	-	80	100	Ω
, ,	Note 9	Full	-	-	120	Ω
NO or NC OFF Leakage Current,	$V+ = 3.6V$, $V_{COM} = 1V$, 2.6V, V_{NO} or $V_{NC} = 2.6V$, $1V$,	25	-1	0.01	1	nA
I _{NO(OFF)} or I _{NC(OFF)}	Note 8	Full	-5	-	5	nA
COM OFF Leakage Current,	$V+ = 3.6V$, $V_{COM} = 1V$, 2.6V, V_{NO} or $V_{NC} = 2.6V$, $1V$,	25	-1	0.01		nA
I _{COM(OFF)}	Note 8	Full	-5	-	5	nA
COM ON Leakage Current,	V+ = 3.6V, V _{COM} = 1V, 2.6V, Note 8	25	-2	-	2	nA
I _{COM(ON)}		Full	-10	-	10	nA
DIGITAL INPUT CHARACTERISTI	cs		"		"	
Input Voltage High, V _{INH}		Full	2.4	1.6	-	V
Input Voltage Low, V _{INL}		Full	-	1.6	0.8	V
Input Current, I _{INH} , I _{INL}	V+ = 3.6V, V _{IN} = 0V or V+	Full	-0.5	0.03	0.5	μА
DYNAMIC CHARACTERISTICS						
Turn-ON Time, t _{ON}	$V+=2.7V$, V_{NO} or $V_{NC}=1.5V$, $R_L=300\Omega$, $C_L=35pF$,	25	-	120 180		ns
	V _{IN} = 0 to V+, See Figure 1	Full	-	=	220	ns
Turn-OFF Time, t _{OFF}	$V+=2.7V$, V_{NO} or $V_{NC}=1.5V$, $R_L=300\Omega$, $C_L=35pF$,	25	-	25	45	ns
	V _{IN} = 0 to V+, See Figure 1	Full	-	=	60	ns
Break-Before-Make Time Delay (ISL43142), t _D	V+ = 3.6V, V_{NO} or V_{NC} = 1.5V, R_L = 300 Ω , C_L = 35pF, V_{IN} = 0 to 3V, See Figure 3	25	15	50	-	ns
Charge Injection, Q	$C_L = 1.0$ nF, $V_G = 0$ V, $R_G = 0\Omega$, See Figure 2	25	-	0.5	5	рС
OFF Isolation	$R_L = 50\Omega$, $C_L = 15pF$, $f = 100kHz$,	25	-	>90	-	dB
Crosstalk, Note 10	V _{NO} or V _{NC} = 1V _{RMS} , See Figures 4, 6, and 19	25	-	<-90	-	dB
All Hostile Crosstalk	$R_L = 50\Omega$, $C_L = 15pF$, $f = 10MHz$, V_{NO} or $V_{NC} = 1V_{RMS}$, See Figure 19	25	-	-60	-	dB
Power Supply Rejection Ratio	$R_L = 50\Omega$, $C_L = 15pF$, $f = 1MHz$, See Figure 20	25	-	60	-	dB




Electrical Specifications: 3V to 3.3V Supply


Test Conditions: V+=+2.7V to +3.6V, V-=GND=0V, $V_{INH}=2.4V$, $V_{INL}=0.8V$ (Note 6), Unless Otherwise Specified (**Continued**)

PARAMETER	TEST CONDITIONS	TEMP (°C)	MIN (NOTE 7)	TYP	MAX (NOTE 7)	UNITS	
NO or NC OFF Capacitance, COFF	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	7	-	pF	
COM OFF Capacitance, CCOM(OFF)	$f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7	25	-	7	-	pF	
COM ON Capacitance, C _{COM(ON)}	ON Capacitance, $C_{COM(ON)}$ $f = 1MHz$, V_{NO} or $V_{NC} = V_{COM} = 0V$, See Figure 7		-	14	-	pF	
POWER SUPPLY CHARACTERISTICS							
Positive Supply Current, I+	V+ = 3.6V, V _{IN} = 0V or V+, Switch On or Off	25	-1	0.05	1	μА	
		Full	-1	-	1	μА	
Negative Supply Current, I-		25	-1	0.05	1	μΑ	
		Full	-1	-	1	μА	

Test Circuits and Waveforms



Logic input waveform is inverted for switches that have the opposite logic sense.




Repeat test for all switches. C_L includes fixture and stray capacitance.

$$V_{OUT} = V_{(NO \text{ or NC})} \frac{R_L}{R_L + R_{(ON)}}$$

FIGURE 1B. TEST CIRCUIT

FIGURE 1A. MEASUREMENT POINTS

FIGURE 1. SWITCHING TIMES



Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 2A. MEASUREMENT POINTS

V_G COM V_{OUT}

V_G GND IN

C_L


Repeat test for all switches. C_L includes fixture and stray capacitance. FIGURE 2B. TEST CIRCUIT


TIGOTIE ZB. TE

FIGURE 2. CHARGE INJECTION



Test Circuits and Waveforms (Continued)






C_L includes fixture and stray capacitance.

Reconfigure accordingly to test SW3 and SW4.

FIGURE 3A. MEASUREMENT POINTS


FIGURE 3B. TEST CIRCUIT

FIGURE 3. BREAK-BEFORE-MAKE TIME (ISL43142 ONLY)



Repeat test for all switches.

FIGURE 4. OFF ISOLATION TEST CIRCUIT



Repeat test for all switches.

FIGURE 5. RON TEST CIRCUIT




FIGURE 6. CROSSTALK TEST CIRCUIT




FIGURE 7. CAPACITANCE TEST CIRCUIT

Detailed Description

The ISL43140–ISL43142 quad analog switches offer precise switching capability from a bipolar $\pm 2V$ to $\pm 6V$ or a single 2V to 12V supply with low on-resistance (50Ω) and high speed switching (t_{ON} = 40ns, t_{OFF} = 15ns). The devices are especially well suited to portable battery powered equipment thanks to the low operating supply voltage (2V), low power consumption (1 μ W), low leakage currents (1nA max), and the tiny QFN packaging. High frequency applications also benefit from the wide bandwidth, and the very high off isolation and crosstalk rejection.

Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to V+ and to V- (see Figure 8). To prevent forward biasing these diodes, V+ and V- must be applied before any input signals, and input signal voltages must remain between V+ and V-. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1k\Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low R_{ON} switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1V below V+ to 1V above V-. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.




FIGURE 8. OVERVOLTAGE PROTECTION

Power-Supply Considerations

The ISL4314X construction is typical of most CMOS analog switches, in that they have three supply pins: V+, V-, and GND. V+ and V- drive the internal CMOS switches and set their analog voltage limits, so there are no connections between the analog signal path and GND. Unlike switches with a 13V maximum supply voltage, the ISL4314X 15V maximum supply voltage provides plenty of room for the 10% tolerance of 12V supplies (±6V or 12V single supply), as well as room for overshoot and noise spikes.

This family of switches performs equally well when operated with bipolar or single voltage supplies. The addition of the GND pin allows for asymmetrical bipolar supplies (e.g. +5V and - 3V). The minimum recommended supply voltage is 2V or ±2V. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and *Typical Performance Curves* for details.

V+ and GND power the internal logic (thus setting the digital switching point) and level shifters. The level shifters convert the logic levels to switched V+ and V- signals to drive the analog switch gate terminals, so switch parameters - especially $R_{\mbox{\scriptsize ON}}$ - are strongly influenced by V-.

Logic-Level Thresholds

V+ and GND power the internal logic stages, so V- has no affect on logic thresholds. This switch family is TTL compatible (0.8V and 2.4V) over a V+ supply range of 2.5V to 10V (see Figure 17). At 12V the V_{IH} level is about 2.7V, so for best results use a logic family the provides a V_{OH} greater than 3V.

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

High-Frequency Performance

In 50Ω systems, signal response is reasonably flat even past 100MHz (see Figure 18). Figure 18 also illustrates that the frequency response is very consistent over a wide V+ range, and for varying analog signal levels.

An off switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off Isolation is the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 19 details the high Off Isolation and Crosstalk rejection provided by this family. At 10MHz, off isolation is about 50dB in 50Ω systems, decreasing approximately 20dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

Leakage Considerations



Reverse ESD protection diodes are internally connected between each analog-signal pin and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-.

Virtually all the analog leakage current comes from the ESD diodes to V+ or V-. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages will vary as

the signal varies. The difference in the two diode leakages to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and GND.

Typical Performance Curves TA = 25°C, Unless Otherwise Specified




FIGURE 9. ON RESISTANCE vs POSITIVE SUPPLY VOLTAGE




FIGURE 11. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE




FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified (Continued)




FIGURE 13. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 15. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 17. DIGITAL SWITCHING POINT vs POSITIVE SUPPLY VOLTAGE




FIGURE 14. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE




FIGURE 16. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE





FIGURE 18. FREQUENCY RESPONSE

Typical Performance Curves T_A = 25°C, Unless Otherwise Specified (Continued)






FIGURE 20. ±PSRR vs FREQUENCY

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

V-

TRANSISTOR COUNT:

ISL43140: 188 ISL43141: 188 ISL43142: 188

PROCESS:

Si Gate CMOS

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
August 24, 2015	FN6032.2	Updated Ordering Information table on page 3. Added Revision History and About Intersil sections. Updated Package Outline Drawing (POD) M16.173 to the latest revision. -Revision 1 to Revision 2 changes - Converted to new POD format by moving dimensions from table onto drawing and adding land pattern. No dimension changes. Updated POD L16.3X3 to the latest revision. -Revision 1 to Revision 2 changes - Converted to new QFN template.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

© Copyright Intersil Americas LLC 2002-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Small Outline Plastic Packages (SOIC)



NOTES:

- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C)
16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE


	INC	INCHES		MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3859	0.3937	9.80	10.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050 BSC		1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	1	6	16		7
α	0°	8°	0°	8°	-


Rev. 1 6/05


Package Outline Drawing

M16.173


16 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP)
Rev 2, 5/10








SIDE VIEW






NOTES:


- 1. Dimension does not include mold flash, protrusions or gate burrs.

 Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 5. Dimension does not include dambar protrusion. Allowable protrusion shall be 0.08mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in () are for reference only.
- 7. Conforms to JEDEC MO-153.


Package Outline Drawing


L16.3x3 16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 4/07






TYPICAL RECOMMENDED LAND PATTERN







NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.