

Dual current limited overvoltage protected digital termination

Datasheet - production data

Features

- 2 channel topology: low side input with common ground
- Wide range input DC voltage:
 - V_I = 0.3 to 30 V with R_I = 0 Ω
 - V_I = 30 to 35 V with R_I = 750 Ω
- Current limiter:
 - 3 to 7.5 mA programmable reference
 - I_{LIM} = 6.1 mA to 8.8 mA with R_{REF} = 10 k Ω
 - I_{LIM} = 2.8 mA to 4.3 mA with R_{REF} = 22 k Ω
 - Narrow limiter spread: < 17%
 - Temperature compensated operation
- Output drive:
 - No output activation below 2 mA input
 - 1.5 mA minimum output activating current in opto-coupler mode
 - Programmable CMOS output mode option (V_{MOD} > 2.9 V)
- LED drive for sensor status: 4.4 mA typical with $R_{REF} = 10 \text{ k}\Omega$
- Input protection ($R_I = 750 \Omega C_{IN} = 22 nF$)
- IEC 61000-4-2 ESD, Level 4
 - In contact, ± 8 kV; in air, ± 15 kV
 - Criteria B: temporary disruption
- IEC 61000-4-5 voltage surge, Level 3
 - $-~\pm500$ V with 42 Ω series resistor in differential mode
 - Criteria B: temporary disruption
- IEC 61000-4-4 transient burst immunity
 - ± 4 kV peak voltage; 5 kHz repetitive rate
 - Criteria A: fully functional
- IEC 61000-4-6 conducted RFI
 - 10 V_{RMS}
 - Criteria A: fully functional
- Input protection against -30 V reverse polarity
- Ambient temperature: -25 to 85 °C



Benefits

- Enable input to meet type1, 2 and 3 characteristics of IEC 61131-2 standard
- Compatible operation with 2 and 3 wires proximity sensor according EN60947-5-2 standard
- Flexible configuration driving either optocoupler, or CMOS bus controller input, or 12 V AS-Interface network
- Reduced overall dissipation
- Enhanced functional reliability
- Compact with high integration
- Surface mount package for highly automated assembly
- Insensitive to the on-state sensor impedance

Applications

- Type 1, 2 and 3 logic input termination for industrial automation
- AS-Interface bus input termination
- I/O termination in programmable logic controller
- Proximity detector interface
- Decentralized input / output modules

Contents PCLT-2A

Contents

1 Description						
2	Char	racteristics	3			
	2.1	IEC61000-4 standard compliance application diagrams	3			
	2.2	Functional characteristics	9			
	2.3	Functional description	11			
		2.3.1 The VMOD pin	11			
		2.3.2 OFF state				
		2.3.3 ON state	12			
3	Surg	ge voltage test circuit	13			
4	Inpu	it reverse polarity robustness	14			
5	Prog	gramming of the PCLT-2A according to input type requirement	. 15			
6	Unis	solated AS-Interface bus application diagram	16			
	6.1	AS-Interface bus application overview	16			
	6.2	Isolation of the sensor section and the supply from data/supply bus	16			
	6.3	Unisolated connection of the PCLT with AS-Interface controller	17			
7	Pack	kage information	18			
8	Orde	ering information scheme	19			
9	Orde	dering information				
10	Revi	ision history	19			

PCLT-2A **Description**

Description 1

The PCLT-2A is a dual input current limiter device designed for 24 V DC automation applications.

This product is compatible with the type 2 (7.5 mA) or type 3 (3 mA) characteristic of the IEC 61131-2 standard. An internal resistance R_{REF} allows the limiting current value to be adjusted from 3 to 7.5 mA.

Each input voltage clamping block protects the module input against electromagnetic interference such as those described in the IEC 61131-2 standard, IEC 61000-4-2 (ESD), 4-4 (transient burst), 4-5 (voltage surge) and 4-6 (conducted radio frequency interference) standards. The supply input is also designed with such a protection structure.

The low tolerance of the current limitation allows a drastic reduction in the dissipation of the input compared to a resistive input. The PCLT2 is packaged in TSSOP14 - a very low R_{TH} exposed pad package that allows the PCB cooling pad to be reduced.

The output block of each termination channel transfers the input logic state to a logic output and a light emitting diode (LED).

2 **Characteristics**

2.1 IEC61000-4 standard compliance application diagrams




Figure 1. Isolated digital input diagram with opto-coupler driving output





Figure 2. Unisolated digital input diagram with programmable CMOS output


Figure 3. PCLT-2A pinout

4/20



CURRENT LIMITER I OUTPUT INTERFACE LED₁ IN₁ LO 60% . I_{LIM} OUT₁ 30% . $I_{\rm LIM}$ 10% . I_{LIM} EN MOD 8 COMP CHANNEL #1 LED₂ IN_2 CURRENT REFERENCE **CHANNEL #2** ٧c BIASING CIRCUIT OUT₂ COMs REF

Figure 4. PCLT-2A termination block diagram






Table 1. Absolute ratings

Symbol	Pin	Parameter name and conditions	Value	Unit
V _{CC}	V _C	Power supply steady state voltage, $R_C = 2.2 \text{ k}\Omega$	- 0.3 to 35	V
V _C	V _C	Supply steady state voltage, $R_C = 0 \text{ k}\Omega$	- 0.3 to 30	V
V _{IN}	IN	Input steady state voltage, $R_I = 0 \text{ k}\Omega$	- 0.3 to 30	V
V _I ⁽¹⁾	IN	Input steady state voltage, $R_I = 750 \Omega$	-30 to 32	٧
V ₁ , ,	IIN	Input repetitive pulse voltage, $R_I = 750 \Omega$	-30 to 35	V
	IN	Input maximum forward current R_{I} = 750 Ω R_{C} = 2.2 k Ω	10	mA
I _{IN}	IIN	Input maximum reverse current $R_{I} = 750~\Omega$ RC = 2.2 k $\Omega^{(2)}$	20	mA
V _{MOD}	MOD	Maximum applied CMOS supply voltage	14	V
V	OUTLED	Maximum applied output voltage, V _{MOD} < 0.75 V	2.5	V
V _{OM} OUT, LED		Maximum applied output voltage, V _{MOD} > 2.9 V	14	V
I _{OM}	OUT, LED	Output driver current	- 4 to 7	mA
TJ	ALL	Junction temperature range	- 25 to 150	°C

^{1.} $V_I = V_{IN} + V_F + R_I \times I_{IN}$ with V_{IN} = voltage at the PCLT-2A input pin; $V_{CC} = V_C + R_C \times I_{CC}$ with V_C = voltage at the PCLT-2A power supply pin.

Table 2. Recommended operating conditions

Symbol	Pin	Parameter name and conditions	Value	Unit
V _{CC}	V _C	Power supply steady state voltage, $R_C = 2.2 \text{ k}\Omega$	19 to 35	V
V _C	V _C	Power supply voltage range	14 to 27	V
V _I ⁽¹⁾	IN	Input repetitive pulse voltage $R_I = 750~\Omega~R_C = 2.2~k\Omega$	- 30 to 30	V
V	MOD	Operating CMOS mode voltage range	2.9 to 5.5	٧
V _{MOD}	IVIOD	Maximum operating 12V analog voltage	13.5	V
T _{AMB}	ALL	Operating ambient temperature range	- 25 to 85	°C
TJ	ALL	Operating junction temperature range	- 25 to 150	°C

^{1.} $V_I = V_{IN} + V_F + R_I \times I_{IN}$ with V_{IN} = voltage at the PCLT-2A input pin; $V_{CC} = V_C + R_C \times I_{CC}$ with V_C = voltage at the PCLT-2A power supply pin.

^{2.} With respect to the reverse polarity test of one input as shown in *Figure 13*.

Table 3. Electromagnetic compliance ratings, T $_{J}$ = 25 °C, R $_{I}$ = 750 Ω , R $_{C}$ = 2.2 k Ω and reverse diode connected (unless otherwise specified)

Symbol	Node	Parameter name and conditions	Value	Unit
V _{ESD}	IN V _{CC}	ESD protection, IEC 61000-4-2, per input air discharge contact discharge air discharge, $R_l=0~\Omega$ contact discharge, $R_l=0~\Omega$		kV
V _{PPB}	V _I	V _I Total peak pulse voltage burst, IEC 61000-4-4 $C_C = 33 \text{ nF}, C_I = 22 \text{ nF}, F = 5 \text{ kHz}^{(1)}$		kV
V _{PP}	VI	Peak pulse voltage surge, IEC 61000-4-5 R = 42 Ω $^{(2)}$ R = 42 Ω , R _I = 1200 Ω $^{(2)}$	±500 ±1000	V
	V _{CC}	$R = 2 \Omega^{(2)}$	±1000	V

^{1.} Test diagram described on Figure 1 using the application PCB with a normalized capacitive coupling clamp

Table 4. Thermal resistance

Symbol	Parameter name and conditions	Value	Unit
R _{TH (j-a)}	Thermal resistance junction to ambient Board copper surface = 1.25 cm², copper thickness = 35 µm, single face	100	°C/W

^{2.} Test diagram described on Figure 1

Table 5. DC electrical characteristics (T $_J$ = 25 °C, V $_{CC}$ = 24 V, R $_{REF}$ = 10 k Ω , R $_{C}$ = 2.2 k Ω and referred to COM pin voltage, unless otherwise specified)

Symbol	Pin	Name	Conditions	Min	Тур	Max	Unit
Current lii	mitation	L		I			I
I _{LIM}	IN	Input limiting current	$\begin{split} V_{IN} &= 4.5 \text{ to } 26 \text{ V} \\ V_{OUT} &= 0.9 \text{ to } 1.5 \text{ V} \\ V_{LED} &= 1.5 \text{ to } 2.5 \text{ V} \\ T_{AMB} &= -25 \text{ to } 85 \text{ °C} \\ R_{REF} &= 10 \text{ k}\Omega \end{split}$	6.1	7.6	8.8	mA
I _{LIM}	IN	Input limiting current	$\begin{split} &V_{\text{IN}} = 5.5 \text{ to } 26 \text{ V} \\ &V_{\text{OUT}} = 0.9 \text{ to } 1.5 \text{ V} \\ &V_{\text{LED}} = 1.5 \text{ to } 2.5 \text{ V} \\ &T_{\text{AMB}} = -25 \text{ to } 85 \text{ °C} \\ &R_{\text{REF}} = 22 \text{ k}\Omega \end{split}$	2.8	3.6	4.3	mA
		Low current input voltage	I _{IN} = 100 μA		1.5	3	V
V_{LOW}	IN	Current limiter activation	I _{IN} = 6 mA	-	2.6	-	V
		voltage	I_{IN} =2 mA, R_{REF} = 22 k Ω	-	2.3	-	V
Input and supply protection							
V _{CL}	IN, V _C	Clamping voltage	I _{IN} = 7 mA, t _P = 1 ms, R _{REF} open	31	38	-	V
Output int	terface o	peration					
	OUT	Off state output current	$V_{MOD} = 0 \text{ V, } V_{I} = 5 \text{ V,}^{(1)}$	-	10	40	μΑ
lo-e-	LED		$V_{MOD} = 0 \text{ V, } I_{IN} = 2 \text{ mA,}^{(2)}$	-	10	40	μΑ
V _{OFF}	LED	Off state LED voltage	I _{IN} = 2 mA		0.1	0.2	V
			V _{MOD} = 0 V, I _{IN} = 2 mA		0.02	0.1	V
V _{OFF}	OUT	Off state output voltage	V _{MOD} > 2.9 V, I _{IN} = 2 mA			20% V _{MOD}	٧
			V _{MOD} = 0 V, V _{OUT} = 1.5 V, V _{IN} = 4.5 V	1.5	2		mA
I _{ON}	OUT	On state opto-coupler current	$V_{MOD} = 0 \text{ V, } V_{IN} = 5.5 \text{ V,}$ $R_{REF} = 22 \text{ k}\Omega, V_{OUT} = 1.5 \text{ V}$	0.5	0.9		mA
V _{ON}	OUT	On state output voltage	$V_{MOD} > 2.9 \text{ V}$ $R_{REF} = 10 \text{ k}\Omega, V_{IN} > 4.5 \text{ V}$ $R_{REF} = 22 \text{ k}\Omega V_{IN} > 5.5 \text{ V}$	80%. V _{MOD}			
			$V_{IN} = 4.5 \text{ V}, V_{LED} = 2.5 \text{ V}^{(3)}$	3.5	4.4		mA
I _{ON}	LED	On state LED current	V_{IN} = 5.5 V, R_{REF} = 22 k Ω V_{LED} = 2.5 V	1.4	2.1		mA
Output op	eration	selection circuit	•				
V _{TH MOD}	MOD	Opto-CMOS threshold		0.75		2.9	V
I _{OUT}	OUT	CMOS output current	V _{MOD} = 12V	35	50	65	μΑ
Power sup	oply circ	uit	ı	1		1	1
I _C	V _C	Supply current	V _{CC} = 30V		1.5	2	mA
			V _{MOD} = 5V, V _{IN} open		0.25	0.35	mA
I _{DD}	MOD	CMOS supply current	$V_{MOD} = 12V, V_{IN} \text{ open}$		0.4	0.8	mA
			INIOD / IIN - I		-		

^{1.} According to application diagram (*Figure 1*) with the use of a $R_I = 750~\Omega$ resistor a reverse diode from COM to GND ($V_F = 0.7~V$) and an opto-coupler (R_{LED} (0 V) = 15 k Ω , $V_F = 1.2~V$).

^{2.} Same as note 1 above, but $R_{l}=0$.

^{3.} When no LED diode is used, connect LED pin to the COM_P ground

Table 6. Switching electrical characteristics ($T_J = 25$ °C, $V_{CC} = 24$ V, $R_C = 2.2k\Omega$, $C_I = 0$ and COM pin voltage referred unless otherwise specified)

Symbol	Pin	Name	Conditions	Min.	Тур.	Max.	Unit
F _{MAX}	IN-OUT	Input to output operating frequency	Duty cycle = 50%		5		kHz
T _{PLH}	IN-OUT	Input Lo to Hi propagation time	C _I = 0		16		μs
			$C_{I} = 0, V_{MOD} = 0 V$		0.1		
T _{PHL} IN-OUT		Input Hi to Lo propagation time	$C_{I} = 0, V_{MOD} = 5 V$ $C_{OUT} = 50 pF$		7.6		μs

2.2 Functional characteristics

Figure 6. Variation of the input-output propagation delay time T_{PLH} at rising edge versus the supply voltage V_{CC} with R_{C} = 2.2 $k\Omega$





Figure 7. Typical current limiter variation versus junction temperature



| I_{LIM} (mA) | V_C = 27 V, V_{In} = 25 V, V_{Out} = 0.9 V, V_{led} = 1.5 V | V_{Out} = 0.9 V, V_{led} = 1.5 V | R_{REF} (kΩ)

Figure 8. Typical current limiter variation versus reference resistance R_{REF}



15

30





Figure 10. Thermal resistance variation versus copper area (35 μ m layer thickness; 50 vias/cm² and 300 μ m via diameter in double layer)



2.3 Functional description

The PCLT-2A is a dual input termination device designed for 24 V DC automation applications. It implements the front-end circuitry of a digital input module (I/O) in industrial automation.

Available in a two channels configuration, it offers a high-density termination by minimizing the conducting dissipation and the external component count. It is housed in a surface mount package to reduce the printed board size.

Made of an input voltage protection, a serial current limiting circuit and an output interface, each channel circuit terminates the connection between the logic input and its associated high side sensor or switch.

The PCLT-2A is a current limited dual channel circuit compatible with the type 2 (7.5 mA) or type 3 (3 mA) characteristic of the IEC 61131-2 standard. An external resistance R_{REF} allows the limiting current value to be adjusted from 3 to 7.5 mA.

The unique structure of the PCLT limiter allows its activation threshold to be low and insensitive to the output voltage up to 2.5 V.

Each input voltage clamping block protects the module input against electromagnetic interferences such as those described in the IEC 61131-2 standard and IEC 61000-4-2 (ESD), 4-4 (transient burst), 4-5 (voltage surge) and 4-6 (conducted radio frequency interferences) standards. The supply input is also designed with such a protection structure.

The current limiting circuit connected between the input and the output pins is compensated throughout the temperature range. The low tolerance of the current limitation provides a drastic reduction in the dissipation of the input compared to a resistive input. The PCLT2 is housed into a very low R_{TH} exposed pad TSSOP14 package that allows the PCB cooling pad to be reduced: the overall module becomes smaller and the hot spot effect is reduced.

The output block of each termination channel transfers the input logic state to a logic output and a light emitting diode (LED) that allows this state to be checked visually.

2.3.1 The V_{MOD} pin

The voltage V_{MOD} applied to the selector pin MOD allows the output OUT to be configured either in an opto-coupler driver for V_{MOD} less than 0.75 V or in a CMOS output able to interface directly a bus controller circuit for V_{MOD} higher than 2.9 V.

In CMOS mode, the V_{MOD} pin activates a CMOS compatible buffer output, able to source up to a 50 μ A current powered by the MOD pin (see *Figure 2*).

2.3.2 OFF state

In accordance with IEC 61131-2 standard, for both opto-coupler and CMOS configuration modes, when the input current is less than 2 mA (type 2) or 1.5 mA (type 3) the output circuits divert all the input current and maintain both LED and output in OFF state.

2.3.3 ON state

When the module input voltage V_I , including the 750 Ω input resistor and the reverse diode, is higher than 11V corresponding to a PCLT input voltage V_{IN} of 5 V, both LED and output circuits are in ON state. The input current is then shared between the internal circuitry, the LED (about 60%), and the driver output (about 30%) in case of opto-coupler mode.

In CMOS mode, the CMOS level is defined by the V_{MOD} voltage that is equal to the supply voltage V_{DD} of the bus controller - it can be 3.3 V or 5 V. The output voltage delivers 80% of V_{DD} for high state and 20% V_{DD} for low state.

When no LED diode is used, the LED output

pin must be connected to the ground COM_P of the circuit to allow the current to flow back to the power supply.

Surge voltage test circuit 3


The input and supply pins are designed to withstand electromagnetic interferences. They are protected by a clamping diode that is connected to the common pin COM. Combined with the serial input resistance $R_{\rm L}$ this clamping diode is effective against the fast transient bursts (±4 kV, IEC 61000-4-4) and the voltage surges (±1 kV, IEC 61000-4-5).

This topology allows the surge voltage to be applied from each input to other inputs, the ground and the supply contacts in differential or common modes (see Figure 11).

Thanks to its high resistance (R_C = 2.2 k Ω) and the conventional power supply protection that uses a clamping diode such as the SM15T39C Transil™, the supply pin V_C withstands ±1000 V surge voltage according to IEC 61000-4-5 (see Figure 12).

Figure 11. Input pin IN voltage surge test circuit ±500 V with 42 Ω PCLT-2A GND COMP 5 nF PE/FE

Figure 12. Supply pin V_C voltage surge test circuit



TM: Transil is a trademark of STMicroelectronics


57

4 Input reverse polarity robustness

Each input of the PCLT circuit may be biased to a reverse polarity equal to - V_{CC} . This case corresponds to a connection mistake or a reverse biasing that is generated by the demagnetization of a monitored inductive solenoid.

The input withstands the high reverse current up to 20 mA. Its opto-coupler is OFF and is protected by the conducting input diode. The input remains operational, and some extra dissipation should occur in the clamping protection.

Figure 13. Current sharing in the PCLT device when $\rm IN_2$ is biased at -30 V and $\rm IN_1$ at +30 V



Considering the supply operation, a reverse blocking diode can be connected between the module ground and the common pin COM to protect the PCLT device against any spurious reverse supply connection. The whole module supply voltage rating is then extended to $\pm 30 \text{ V}$.

14/20 Doc ID 11821 Rev 2

5 Programming of the PCLT-2A according to input type requirement

The operation of the PCLT-2 can be set to the various logic input types defined in the IEC 61131-2 standard. The current reference of the input-limiting block of each channel is programmable thanks to an external resistor R_{REF} . Because the operating current is different for each type, the external input resistor R_{I} can be changed to improve the overvoltage robustness of the whole circuit. *Table 7* describes the input characteristics requirements according to the IEC standard, and *Table 8* the resistance values for the 1, 2, and 3 types and the corresponding performances of the PCLT input

Table 7. IEC 61131-2 requirements for logic input

	Туре		1	3	2	
State	Parameter	Unit	1	3	2	
	I _{OFF MAX}	mA	0.5	1.5	2	
OFF	V _{OFF MAX}	V	5 15 @ l _{OFF}	5 11 @ l _{OFF}	5 11 @ l _{OFF}	
ON	I _{ON MIN}	mA	2	2	6	
ON	V _{ON MIN}	V	15	11	11	

Table 8. PCLT-2A setting for each type of logic input

Туре		4	2	2
Setting	Unit	1	3	2
R _{REF}	kΩ	22	22	10
R _I	kΩ	2.2	1.2	0.75
R _C	kΩ		2.2	
Performances				
I _{IN MIN}	mA	2.8	2.8	6.1
I _{IN TYP}	mA	3.6	3.6	7.6
I _{IN MAX}	mA	4.3	4.3	8.8
I _{LED TYP}	mA	2.1	2.1	4.4
SURGE w/R _I	kV	> 1	1	0.5
ESD with R _I	kV	8 contact discharge, 15 air discharge (class 4)		

6 Unisolated AS-Interface bus application diagram

6.1 AS-Interface bus application overview

The AS-Interface bus is a low-end field bus for actuators and sensors in manufacturing and industrial automation. Its electrical architecture uses an unshielded 2-wire yellow cable that transports both the 24 V power supply of the field nodes and the serial bidirectional data communication.

AS-I master
Power supply

30.5 V_{DC}
/8 A

I/O slave

ACtrator
/8 A

ACTRATOR
/9 Sensor
/9 Senso

Figure 14. Simplified architecture of AS-Interface bus.

The data communication is achieved with a current carrier modulation superimposed over the power wires. Therefore, the power bus terminals are filtered in order to maintain identical and calibrated differential and common mode impedances measured by both master and slave units.

6.2 Isolation of the sensor section and the supply from data/supply bus

The PCLT can be designed as an interface between a proximity sensor and its associated slave controller unit.

The sensor power supply is generated from the bus power supply with a filter and a regulator that are inserted in the slave unit. In the same manner, the sensor logic signal is isolated from the AS-Interface power supply bus to avoid any degradation of the data transmission.

A conventional way to achieve the interface with the PCLT and the AS-Interface controller is to insert an opto-coupler between the AS-Interface controller and the PCLT that runs in opto-coupler mode as shown Figure 1 (MOD = 0).

16/20 Doc ID 11821 Rev 2

6.3 Unisolated connection of the PCLT with AS-Interface controller

To remove the opto-coupler the operation of the PCLT has been extended to fit the AS-Interface application. A precaution is required on its interface with the bus controller. The impedance between the two circuits must be high in order to maintain the impedance isolation.

To achieve this impedance isolation, the PCLT runs in CMOS mode (MOD= V_{CC}) and the buffer operation is extended up to V_{CC} = 12 V. In the application, the V_{CC} voltage is generated with a Zener diode reference fed from the sensor bus.

Because of the buffer voltage increase, it becomes possible to insert high impedance between the PCLT output and the AS-Interface bus controller input. Typically a 100 k Ω resistor is used while keeping a 5 V CMOS operation on the input of the bus controller.

Figure 15 shows the application diagram where the PCLT is connected to the slave bus controller through a 100 kΩ resistor. The logic signal is transmitted with a low level of less than 20% of the V_{DD} supply voltage and a high level of at least 3.5 V defined by the PCLT output buffer limiting its current to 35 μA minimum and the 100 kΩ pull down resistor (0.035 mA times 100 kΩ).




Figure 15. AS-Interface slave controller unit using the PCLT in an unisolated manner

Package information PCLT-2A

7 Package information

- Epoxy meets UL94,V0
- Lead-free package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Table 9. Package dimensions






Figure 16. Footprint (dimensions in mm)



8 Ordering information scheme

Figure 17. Ordering information scheme



9 Ordering information

Table 10. Ordering information

Ordering code	Marking	Package	Weight	Base qty	Delivery mode
PCLT-2AT4	PCLT-2AT4	TSSOP14 ⁽¹⁾	0.057 g	96	Tube
PCLT-2AT4-TR	FOLI-ZAI4	1330114	0.057 g	2500	Tape and reel

^{1.} Exposed pad version

10 Revision history

Table 11. Document revision history

Date	Revision	Changes	
16-Nov-2005	1	Initial release.	
29-Mar-2012	2	Added ECOPACK statement.	

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES. ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

20/20 Doc ID 11821 Rev 2

