
# Introduction

The evaluation board is designed to help the customer evaluate the 5P35023, the latest addition to the family of programmable devices in IDT's Timing portfolio. When the board is connected to a PC running IDT Timing Commander™ Software through USB, the device can be configured and programmed to generate different combinations of frequencies

#### **Board Overview**

Use Figure 1 and Table 1 to identify: power supply jacks, USB connector, input and output frequency SMA connectors.

Figure 1. 5P35023 Evaluation Board Overview



1



**Table 1: Evaluation Board Pins and Functions** 

Item	Name	On-Board Connector Label	Function
1	Power supply jack	J18	Connect to 3.3V core voltage of the device
2	Ground jack	J19	If J18 & J19 are used for power supply, this is the return power
3	Output voltage jack	J17	Connect to 1.8V, 2.5V or 3.3V for the output voltage of the device
4	USB connector	J3	Connect this USB to your PC to run IDT Timing Commander
5	DIP switch	U6	This is used to configure the device in different modes
6	Reference output	SE_4	This is the reference or buffered output from the crystal
7	Differential clock input	CLKIN/CLKINB	A differential clock can be connected as source for the device
7 (cont.)	Single-ended clock input	CLKINB	A Single-ended clock can be connected as source for the device using CLKINB only
8	Crystal, 25 MHz	Y1	This crystal is used as a reference source for the clock signal
А	Input selector	JP5	This is used to configure input from USB or external power supply
В	Output voltage selector	E1, E2, E3, E4, E5	This is a four-way header used to select an output voltage. Connect center pin to GND, and then the respective voltage
С	Output enable connector	OE2	This port can be used in Pro-active Power Saving (PPS) mode
D	Single-ended output	SE_2	This is the single-ended output. By default it's an LVCMOS single-ended output
Е	Single-ended output	SE_1	This is the single-ended output. By default it's an LVCMOS single-ended output
F	Output-enable connector	SMA_OE1	This port can be used in Pro-active Power Saving (PPS) mode
G	Differential output	DIFF_CO/TO	This can be a differential pair, or two single-ended outputs. By default, it's a LPHCSL differential output.
Н	Single-ended output	SE_3	This is the single-ended output. By default it's an LVCMOS single-ended output
I	Output-enable connector	OE3	This port can be used in Pro-active Power Saving (PPS) mode
J	Differential output	DIFF_C1/T1	This can be a differential pair, or two single-ended outputs. By default, it's a LPHCSL differential output.

2 MAY 27, 2016



### **Board Power Supply**

### **Power Supply Options**

The core voltage includes a digital voltage VDD33 and an analog voltage VDDA. Both core voltages can be powered by an external bench power supply or by USB.

- **Bench Power Supply** To supply VDD33 with a bench power supply, connect power to J17. To supply VDDA with a bench power supply, connect power to J18. At the same time, place the jumpers as shown in Figure 2B.
- **USB Power Supply** When the board is connected to a PC through a USB cable, on-board voltage regulators will generate a 3.3V for the device. In this case, place the jumper as shown in Figure 2A. See JP5 jumper position for the on-board voltage regulators in the following figure. USB power source is recommended because it's readily available right from your laptop.

Figure 2. Jumping to the Pin configuration as shown (Figure 2A.) will select power source from on-board voltage regulators powered by USB; Jumping to the Pin configuration as shown (Figure 2B.) will select the bench power supply

Figure 2A. (JP5: Pin 1 - 2 to Voltage Regulators)



Figure 2B. (JP5: Pin 2 - 3 to Banana Jack)



## **Output Clock Voltages**

Like VDDA and VDD33 having two sources, each output voltage is also provided with two sources to choose from: bench power supply or powered from USB. The selection is made by a 4-way header as shown in Figure 3 below.

The jumper can be used to select a voltage for E1, E2, E3, E4, and E5 respectively. The on-board voltage regulators powered by USB are 1.8V, 2.5V and 3.3V; VDDOJ is from bench power supply connecting to JP17 and JP18. Each output voltage can be individually selected. Use the label on the evaluation board: E1 for VDDDIFF1, E2 for VDDSE1, E3 for VDDDIFF2, E4 for VDDSE2 and E5 for VDDSE3. The JP6 on the EVB needs to be in the default position as supplied by the manufacturer.

Note: Connect the USB to the board when using external power supply.

Figure 3. Jumper Configuration for On-board Voltage Regulators






## **Connecting the Board**

The board is connected to a PC through a USB connector for configuring and programming the device, as shown in Figure 4 below. The USB interface will also provide +5V power supply to the board, from which on-board voltage regulators generate various voltages for the core as well as for each output.

The board can also be powered by a bench power supply by connecting two banana jacks J17, J18 for output and core voltages, respectively. Please see board power supply section for details.

Note: The USB port only supports USB 2.0; USB 3.0 is not supported at this time.

Figure 4. Connecting the Board with USB Port for Communications with Timing Commander Software



## **On-Board Crystal**

A 25MHz crystal is installed on the board. It is used as a source for reference frequency.

4 MAY 27, 2016



# **Board Default Frequency Output**

**Table 2: Board Default Frequency Output** 

Serial	Output	Output Frequency
1	SE_1 (Single-ended)	_
2	SE_2 (Single-ended)	48 MHz
3	SE_3 (Single-ended)	60 MHz
4	SE_4 (Single-ended: Reference Output)	25 MHz
5	DIFF_CO/TO (Differential Output)	100 MHz
6	DIFF_C1/T1 (Differential Output)	100 MHz

# DIP Switch (U6)

Table 3: DIP Switch (U6)

Serial	DIP Switch Pin Number	DIP Switch Pin Name	State	Mode
Α	1	SDA_DFCO	Floating/Tristate	_
В	2	SCL_DFC1	High or 1	I2C
С	3, 5, 7	SMA_OE1, SMA_OE2, SMA_OE3	High or 1	_
D	4, 6, 8	OE1, OE2, OE3	High or 1	_

# **Configuration and Setup**

Table 4: Configuration and Setup from I2C Port

Step No.	Steps	Comments
1	Set SCL_OFC1 Pin (DIP Switch PIN 2)	High or 1
2	Launch 5P35023 Timing Commander Software	Refer to 5P35023 Timing Commander User Guide <u>Timing Commander Software</u>
3	Follow the "Getting Started Steps" – in Timing Commander Software  An I2C connection is established between G software and VC3S device	
4	Using the Timing Commander GUI, start a new settings file, or open a pre-optimized file.	Configure the Timing Commander Software for the required sets of Outputs
	Connect J3 to a USB Port using the supplied I2C cable	An I2C connection is established between GUI software and VC3S Chip
6	Connect to the EVB by clicking on the microchip icon located at the right of the timing commander	Connect to the chip




Step No.	Steps	Comments
7	Once configured, new options will be available on a green background indicating that the EVB has successfully connected with the board.	_
8	Write the setting to the device by clicking on the write all registers to the chip option	Write all registers to the chip
9	All intended outputs should be available for measurement.	_

#### **Board Schematics**

Evaluation board schematics are shown on the following pages.

Figure 5. Evaluation Board Schematic (I)



6 MAY 27, 2016



Figure 6. Evaluation Board Schematic (II)






Figure 7. Evaluation Board Schematic (III)





Figure 8. Evaluation Board Schematic (IV)





### **Signal Termination Options**

Termination options for Differential Output 1 - 2 in the evaluation board are displayed in Figure 9. The termination circuits are designed to optionally terminate the output clocks in LVPECL, LVDS, LVCMOS and HCSL signal types by populating (or not-populating) some resistors. DC or AC coupling of these outputs are also supported.

Table 5 and Table 6, below, tabulates component installations to support LVPECL, HCSL, LVCMOS and LVDS signal types for OUTPUT1 - 2, respectively. Please note that by doing so, the output signals will be measured and terminated by an oscilloscope with a  $50\Omega$  internal termination.

Figure 9. Output Termination Options




Table 5: Termination Options for Differential Output 1 (DIFF\_CO/TO)

Signal Type	Series Resistors:	Series Capacitors:	Resistor Network:
	R79, R80	C19, C20	R25, R26, R27, R29, R32
**LPHCSL	$33\Omega$	2pF	Not installed

Table 6: Termination Options for Differential Output 2 (DIFF\_C1/T1)

Signal Type	Series Resistors:	Series Capacitors:	Resistor Network:
	R81, R82	C21, C22	R38, R42, R43, R44, R45
**LPHCSL	$33\Omega$	2pF	Not installed

As noted, 4-resistor network is not installed in Table 5 and Table 6 because oscilloscope with internal  $50\Omega$  termination is utilized for signal termination and measurement. If an AC-coupled, stand-alone LVPECL output is needed (without oscilloscope connections), the 4-resistor network needs to be installed accordingly.

Table 7: Termination for Single-ended Output 1 (SE\_1)

Signal Type	Series Resistors: R1	Series Capacitors: C16
*LVCMOS	$33\Omega$	Not installed

Table 8: Termination for Single-ended Output 2 (SE\_2)

Signal Type	Series Resistors: R2	Series Capacitors: C17
*LVCMOS	$33\Omega$	Not installed



### Table 9: Termination for Single-ended Output 3 (SE\_3)

Signal Type	Series Resistors: R3	Series Capacitors: C18
*LVCMOS	$33\Omega$	Not installed

## Table 10: Termination for Single-ended Output 4 (SE\_4)

Signal Type	Series Resistors: R4	Series Capacitors: C15
*LVCMOS	$33\Omega$	Not installed

Table 11: Termination for Differential and Single-ended Clock Input

Signal Type	Series Resistor: R8	Series Resistor: R5
Differential Clock Input	Not installed	Not installed
Single-ended Clock Input	Not installed	Not installed

**Note**: \*\* The differential output is applicable to LPHCSL which is the default configuration of the board.

Contact IDT if user wants to change termination configuration to support other output signal types.

#### **Orderable Part Numbers**

The following evaluation board part numbers are available for order.

**Table 12: Orderable Part Numbers** 

Part Number	Description
EVK5P35023	Evaluation board with all differential outputs terminated as LPHCSL, Single-ended terminated as LVCMOS

<sup>\*</sup> The single-ended output is applicable to LVCMOS which is the default configuration of the board.



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com **Sales** 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775

www.IDT.com/go/sales

Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright ©2016 Integrated Device Technology, Inc.. All rights reserved.