

DATA SHEET

SKY12349-362LF: 0.7-4.0 GHz Five-Bit Digital Attenuator with Serial-to-Parallel Driver (0.5 dB LSB)

Applications

- Base stations
- · Wireless and RF data
- · Wireless local loop gain control circuits

Features

• Broadband operation: 0.7 to 4.0 GHz

Attenuation: 15.5 dBLSB attenuation: 0.5 dB

Low insertion loss: 1 dB @ 900 MHz
Positive voltage operation: 5 V

• Integrated silicon serial-to-parallel driver

 Small, QFN (24-pin, 4 x 4 mm) package (MSL1, 260 °C per JEDEC J-STD-020)





Skyworks GreenTM products are compliant with all applicable legislation and are halogen-free. For additional information, refer to *Skyworks Definition of Green* TM , document number SQ04-0074.




Figure 1. SKY12349-362LF Block Diagram

Description

The SKY12349-362LF is a GaAs FET five-bit digital attenuator I/C with a serial-to-parallel driver. The device is provided in a 4 x 4 mm, 24-pin Quad Flat No-Lead (QFN) package.

The SKY12349-362LF is particularly suited for applications in which high attenuation accuracy, low insertion loss, and low intermodulation products are required.

A functional block diagram is shown in Figure 1. The pin configuration and package are shown in Figure 2. Signal pin assignments and functional pin descriptions are provided in Table 1.




Figure 2. SKY12349-362LF Pinout – 24-Pin QFN (Top View)

Table 1. SKY12349-362LF Signal Descriptions

Pin#	Name	Description	Pin#	Name	Description
1	GND or N/C	Ground or no connection	13	GND or N/C	Ground or no connection
2	RF1	RF input/output. Must be DC blocked.	14	VCC	Fixed bias for SPI
3	GND or N/C	Ground or no connection	15	GND or N/C	Ground or no connection
4	GND or N/C	Ground or no connection	16	GND or N/C	Ground or no connection
5	SERIAL_OUTPUT	Data output delayed by eight clock cycles	17	RF2	RF input/output. Must be DC blocked.
6	GND or N/C	Ground or no connection	18	GND or N/C	Ground or no connection
7	RESET	Reset. Clears shift registers.	19	GND	Ground
8	CLOCK	Serial clock input	20	GND	Ground
9	LATCH_ENABLE	On rising edge of pulse, shifts five most recent clocked-in bits to set attenuation state	21	GND	Ground
10	GND or N/C	Ground or no connection	22	GND	Ground
11	SERIAL_INPUT	Data input	23	GND	Ground
12	GND or N/C	Ground or no connection	24	GND	Ground

Note: Exposed pad must be grounded.

Functional Description

The SKY12349-362LF is a five bit digital attenuator comprised of a GaAs attenuator and a silicon CMOS driver. The attenuation setting is controlled by a serial-to-parallel interface. Attenuation is set by a stream of data that is clocked into the shift registers of the silicon chip by the clock signal. To set the attenuation state, a latch signal is sent to the appropriate pin to send the correct bias voltages to the GaAs attenuator.

More than one attenuator can be cascaded together and the data may be passed through one device to the other using the SERIAL_OUTPUT signal (pin 5). To reset the attenuator to the insertion loss state, a logic low signal may be sent to the RESET pin. DC bias voltage to the silicon CMOS chip is applied to pin 14 (VCC).

Power-Up/Power-Down Timing

Serial input data (SERIAL_INPUT pin) is shifted into the register on the rising edge of the clock (CLOCK pin), least significant bit (LSB) first. The attenuator changes states on the rising edge of the latch-enable (LATCH_ENABLE pin) signal, according to the most recent five bits of shifted data accepted since the previous falling edge of the latch enable signal. The serial data output is the serial input data delayed by eight clock cycles.

Refer to the timing diagram in Figure 3 and timing parameter specifications in Table 2. Table 3 shows the transition states based on the latch enable, clock, and reset logic settings.

Power-up sequence is as follows:

- 0. Connect ground
- 1. Apply Vcc
- 2. Set all inputs (SCK, SDA, LE)

The power-down sequence is the reverse of above.

Figure 4 shows an example of how to set the attenuator to the 0.5 dB state. The progression of the bit states vs the clock signal is shown. The timing diagram shows that when the latch enable signal goes high, the voltages v1 to v5 set the attenuator to the 0.5 dB state.

Electrical and Mechanical Specifications

The absolute maximum ratings of the SKY12349-362LF are provided in Table 4. Electrical specifications are provided in Tables 5 and 6.

Typical performance characteristics of the SKY12349-362LF are illustrated in Figures 5 through 11.

The state of the SKY12349-362LF is determined by the logic provided in Table 7.




Figure 3. Power-Up/Power-Down Timing

DATA SHEET • SKY12349-362LF FIVE-BIT DIGITAL ATTENUATOR

Table 2. Power-Up/Power-Down Timing Parameters

Parameter	Symbol	Vcc = 5 V				Units		
Farameter		Minimum	Typical	Maximum	Minimum	Typical	Maximum	UIIIIS
Serial input setup time	ts		5			5		ns
Hold time from serial input to shift clock	th		5			5		ns
Setup time from shift clock to latch enable	tlsup	40			100			ns
Propagation delay, latch enable to C0.5 through C8	tpd			30			70	ns
Setup time from reset to shift clock	-	20			50			ns
Clock frequency	fclk			30			10	MHz

Table 3. Transition State Logic

LATCH_ENABLE (Pin 9)	CLOCK (Pin 8)	RESET (Pin 7)	Function
X	X	L	Shift register cleared
Х	→	Н	Shift register clocked
-	X	Н	Contents of shift register transferred to digital attenuator




Figure 4. Example for Setting 0.5 dB State

5

Table 4. SKY12349-362LF Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
RF input power @ 5 V	Pin		+30	dBm
Supply voltage	Vcc		6	V
Control voltage	Vctl	-0.2	+8	V
Operating temperature	Тор	-40	+85	°C
Storage temperature	Тѕтс	-65	+150	°C

Note: Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed here may result in permanent damage to the device.

CAUTION: Although this device is designed to be as robust as possible, Electrostatic Discharge (ESD) can damage this device. This device must be protected at all times from ESD. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD precautions should be used at all times.

Table 5. SKY12349-362LF Electrical Specifications (1 of 2) (Note 1) (Vcc = 3 to 5 V, Vcr. = 0 to 3 V and 5 V, Top = +25 °C, Pin = 0 dBm, Characteristic Impedance [Zo] = 50 Ω , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Insertion loss		0.7 to 1.4 GHz		1.2	1.5	dB
		1.4 to 2.3 GHz		1.3	2.0	dB
		2.3 to 2.7 GHz		1.8	2.3	dB
		2.7 to 4.0 GHz		2.0	2.7	dB
Attenuation range				15.5		dB
Attenuation accuracy		Attenuation referred to insertion loss, all attenuation states				
		0.7 to 0.9 GHz	±(0.5 + 5	% of attenuation s	etting max)	dB
		0.9 to 2.2 GHz	$\pm (0.3 + 4\% \text{ of attenuation setting max})$ $\pm (0.5 + 5\% \text{ of attenuation setting max})$			dB
		2.2 to 4.0 GHz			• ,	dB
Return loss		RF1 and RF2 pins, all attenuation states				
		0.7 to 1.4 GHz	15	17		dB
		1.4 to 2.3 GHz	17	20		dB
		2.3 to 2.7 GHz	15	17		dB
		2.7 to 4.0 GHz	12	13		dB
Switching characteristics:						
On/rise time		50% Vcт∟ to 90% RF or 10/90% RF		1200		ns
Off/fall time		50% Vст∟ to 10% RF or 90/10% RF		500		ns

Table 5. SKY12349-362LF Electrical Specifications (2 of 2) (Note 1) ($V_{CC} = 3$ to 5 V, $V_{CTL} = 0$ to 3 V and 5 V, $T_{OP} = +25$ °C, $P_{IN} = 0$ dBm, Characteristic Impedance [Z_{O}] = 50 Ω , Unless Otherwise Noted)

Symbol	Test Condition	Min	Typical	Max	Units
	0.7 to 3.8 GHz				
	Vcc = Vctl = 5 V $Vcc = Vctl = 3 V$		+25 +23		dBm dBm
	0.7 to 3.8 GHz				
	Vcc = Vctl = 5 V Vcc = Vctl = 3 V		+32 +30		dBm dBm
IIP3	0.7 to 3.8 GHz, for two- tone input power. 0 dBm/tone, 1 MHz spacing				
	Vcc = Vctl = 5 V $Vcc = Vctl = 3 V$		+42 +42		dBm dBm
		0.7 to 3.8 GHz	0.7 to 3.8 GHz Vcc = VcτL = 5 V Vcc = VcτL = 3 V 0.7 to 3.8 GHz Vcc = VcτL = 5 V Vcc = VcτL = 5 V Vcc = VcτL = 3 V IIP3 0.7 to 3.8 GHz, for two-tone input power. 0 dBm/tone, 1 MHz spacing Vcc = VcτL = 5 V	0.7 to 3.8 GHz Vcc = VcrL = 5 V Vcc = VcrL = 3 V 0.7 to 3.8 GHz Vcc = VcrL = 5 V Vcc = VcrL = 5 V Vcc = VcrL = 3 V H32 Vcc = VcrL = 3 V Ucc = VcrL = 3 V Ucc = VcrL = 3 V Ucc = VcrL = 5 V Vcc = VcrL = 5 V Vcc = VcrL = 5 V +32 +30 UP3 0.7 to 3.8 GHz, for two-tone input power. 0 dBm/tone, 1 MHz spacing Vcc = VcrL = 5 V +42	0.7 to 3.8 GHz Vcc = VcTL = 5 V Vcc = VcTL = 3 V 1.7 to 3.8 GHz 0.7 to 3.8 GHz Vcc = VcTL = 5 V Vcc = VcTL = 3 V 1.7 to 3.8 GHz, for two-tone input power. 0 dBm/tone, 1 MHz spacing Vcc = VcTL = 5 V +42

Note 1: Performance is guaranteed only under the conditions listed in this Table and is not guaranteed over the full operating or storage temperature ranges. Operation at elevated temperatures may reduce reliability of the device.

Table 6. DC Electrical Characteristics (Note 1) (Vcc = 3 to 5 V, Vcn = 0 to 3 V and 5 V, Top = +25 °C, P_{IN} = 0 dBm, Characteristic Impedance [Zo] = 50 Ω , Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typical	Max	Units
Input voltage, high	ViH	Vcc = 3 V Vcc = 5 V	2.3 3.0		3.0 5.0	V V
Input voltage, low	VIL	Vcc = 3 V Vcc = 5 V	0 0		1.0 1.5	V V
Input leakage current	lL .			0.5		μΑ
Quiescent current	Icc			500		μΑ
Supply voltage	Vcc		3.0	5.0	5.5	V

Note 1: Performance is guaranteed only under the conditions listed in this Table and is not guaranteed over the full operating or storage temperature ranges. Operation at elevated temperatures may reduce reliability of the device.

Typical Performance Characteristics

 $(V_{CC} = 5 \text{ V}, V_{CTL} = 0 \text{ to } 5 \text{ V}, T_{OP} = +25 ^{\circ}\text{C}, P_{IN} = 0 \text{ dBm}, C_{BLK} = 47 \text{ pF}, Characteristic Impedance [Z_0] = 50 <math>\Omega$, Unless Otherwise Noted)




Figure 5. Insertion Loss vs Frequency




Figure 7. Normalized Attenuation: Major States




Figure 6. Input Return Loss: Major States




Figure 8. Attenuation Bit Error vs Attenuation State




Figure 9. Attenuation Bit Error: Major States




Figure 10. Relative Phase: Major States




Figure 11. Worst Case Attenuation Step Error Between Successive Attenuation States

Table 7. SKY12349-362LF Truth Table

RF1/RF2 (Pins 2 & 17)	RESET	RESET Serial Data Input							
Attenuation	(Pin 7)	0.5 dB	1.0 dB	2.0 dB	4.0 dB	8.0 dB			
Insertion loss	1	1	1	1	1	1			
0.5 dB	1	0	1	1	1	1			
1.0 dB	1	1	0	1	1	1			
2.0 dB	1	1	1	0	1	1			
4.0 dB	1	1	1	1	0	1			
8.0 dB	1	1	1	1	1	0			
15.5 dB	1	0	0	0	0	0			
Insertion loss	0	Х	Х	Х	Х	Х			

Note: For Vcc = 5 V: "1" = VIH = +3.0 V to +5 V. "0" = VIL = 0 to +1.5 V.

For Vcc = 3 V: "1" = ViH = +2.3 V to +3 V. "0" = ViL = 0 to +1.0 V.

[&]quot;X" = don't care. This Table shows the logic required for the major bits and full attenuation. Bit states need to be used in combination to set the sum of the bits selected.

Evaluation Board Description

The SKY12349-362LF Evaluation Board is used to test the performance of the SKY12349-362LF digital attenuator. An assembly drawing for the Evaluation Board is shown in Figure 12 and an Evaluation Board schematic diagram is shown in Figure 13.

Package Dimensions

The PCB layout footprint for the SKY12349-362LF is shown in Figure 14. Typical case markings are noted in Figure 15. Package dimensions for the 24-pin QFN are shown in Figure 16, and tape and reel dimensions are provided in Figure 17.

Package and Handling Information

Instructions on the shipping container label regarding exposure to moisture after the container seal is broken must be followed. Otherwise, problems related to moisture absorption may occur when the part is subjected to high temperature during solder assembly.

THE SKY12349-362LF is rated to Moisture Sensitivity Level 1 (MSL1) at 260 °C. It can be used for lead or lead-free soldering. For additional information, refer to the Skyworks Application Note, *Solder Reflow Information*, document number 200164.

Care must be taken when attaching this product, whether it is done manually or in a production solder reflow environment. Production quantities of this product are shipped in a standard tape and reel format.




Figure 12. SKY12349-362LF Evaluation Board Assembly Diagram

S1638




Figure 13. SKY12349-362LF Evaluation Board Schematic Diagram




Figure 14. SKY12349-362LF PCB Layout Footprint




Figure 15. Typical Part Markings





Figure 16. SKY12349-362LF 24-Pin QFN Package Dimensions



S1846

Figure 17. SKY12349-362LF Tape and Reel Dimensions

Ordering Information

Model Name	Manufacturing Part Number	Evaluation Board Part Numbers
SKY12349-362LF Digital Attenuator	SKY12349-362LF	SKY12349-362LF-EVB

Copyright © 2011 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks Terms and Conditions of Sale

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of stated published specifications or parameters.

Skyworks, the Skyworks symbol, and "Breakthrough Simplicity" are trademarks or registered trademarks of Skyworks Solutions, Inc., in the United States and other countries. Third-party brands and names are for identification purposes only, and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.