Is Now Part of

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

FAIRCHILD™

FCH072N60F_F085

N-Channel SuperFET II FRFET MOSFET

600 V, 52 A, 72 mΩ

November 2014

Features

■ Typical $R_{DS(on)}$ = 62 mΩ at V_{GS} = 10 V, I_D = 26 A

■ Typical $Q_{g(tot)}$ = 160 nC at V_{GS} = 10V, I_D = 26 A

■ UIS Capability

■ Qualified to AEC Q101

■ RoHS Compliant

Description

SuperFET® II MOSFET is Fairchild Semiconductor's brand-new high voltage super-junction (SJ) MOSFET family that is utilizing charge balance technology for outstanding low on-resistance and lower gate charge performance. This technology is tailored to minimize conduction loss, provide superior switching performance, dv/dt rate and higher avalanche energy. Consequently SuperFETII is very well suited for the Soft switching and Hard Switching topologies like High Voltage Full Bridge and Half Bridge DC-DC, Interleaved Boost PFC, Boost PFC for HEV-EV automotive.
SuperFET II FRFET® MOSFET's optimized body diode reverse recovery performance can remove additional component and improve system reliability.

TO-247

For current package drawing, please refer to the Fairchild website at https://www.fairchildsemi.com/package-drawings/TO/TO247A03.pdf

Application

■ Automotive On Board Charger

■ Automotive DC/DC converter for HEV

100% RoHS COMPLIANT

Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain to Source Voltage		600	V
V_{GS}	Gate to Source Voltage		±20	V
I_D	Drain Current - Continuous (V_{GS}=10) (Note 1)	T_C = 25°C	52	A
		T_C = 100°C	33	A
	Pulsed Drain Current		See Fig 4	A
E_{AS}	Single Pulse Avalanche Rating (Note 2)		1128	mJ
dv/dt	MOSFET dv/dt		100	V/ns
	Peak Diode Recovery dv/dt (Note 3)		50	
P_D	Power Dissipation		481	W
	Derate Above 25°C		3.85	W/°C
T_J, T_{STG}	Operating and Storage Temperature		-55 to + 150	°C
$R_{\theta JC}$	Maximum Thermal Resistance Junction to Case		0.26	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance Junction to Ambient (Note 4)		40	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FCH072N60F	FCH072N60F_F085	TO-247	-	-	30

Notes:
1: Current is limited by bondwire configuration.
2: Starting T_J = 25°C, L = 25mH, I_{AS} = 9.5A, V_{DD} = 100V during inductor charging and V_{DD} = 0V during time in avalanche.
3: I_{SD} ≤ 26A, di/dt ≤ 200 A/us, V_{DD} ≤ 380V, starting T_J = 25°C.
4: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units

Off Characteristics

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
B$_{VDSS}$	Drain to Source Breakdown Voltage	I_D = 250µA, V_{GS} = 0V		600	-	-	V
I$_{DSS}$	Drain to Source Leakage Current	V_{DS}=600V, V_{GS} = 0V	T_J = 25°C	-	-	10	µA
			T_J = 150°C(Note 5)	-	-	1	mA
I$_{GSS}$	Gate to Source Leakage Current	V_{GS} = ±20V		-	-	±100	nA

On Characteristics

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
V$_{GS(th)}$	Gate to Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 250µA		3.0	4.0	5.0	V
r$_{DS(on)}$	Drain to Source On Resistance	I_D = 26A, V_{GS} = 10V	T_J = 25°C	-	62	72	mΩ
			T_J = 150°C(Note 5)	-	154	195	mΩ

Dynamic Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
C$_{iss}$	Input Capacitance	V_{DS} = 100V, V_{GS} = 0V, f = 1MHz	-	6330	-	pF
C$_{oss}$	Output Capacitance		-	199	-	pF
C$_{rss}$	Reverse Transfer Capacitance		-	1.25	-	pF
R$_g$	Gate Resistance	f = 1MHz	-	0.46	-	Ω
Q$_{g(ToT)}$	Total Gate Charge	V_{DD} = 380V I_D = 26A V_{GS} = 10V	-	160	210	nC
Q$_{g(th)}$	Threshold Gate Charge		-	11	16	nC
Q$_{gs}$	Gate to Source Gate Charge		-	34	-	nC
Q$_{gd}$	Gate to Drain "Miller" Charge		-	67	-	nC

Switching Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
t$_{on}$	Turn-On Time	V_{DD} = 380V, I_D = 26A, V_{GS} = 10V, R_G = 4.7Ω	-	75	100	ns
t$_{d(on)}$	Turn-On Delay Time		-	44	-	ns
t$_r$	Rise Time		-	31	-	ns
t$_{d(off)}$	Turn-Off Delay Time		-	128	-	ns
t$_f$	Fall Time		-	22	-	ns
t$_{off}$	Turn-Off Time		-	150	200	ns

Drain-Source Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
V$_{SD}$	Source to Drain Diode Voltage	I_{SD} = 26A, V_{GS} = 0V	-	-	1.2	V
T$_{rr}$	Reverse Recovery Time	I_F = 26A, dI_{SD}/dt = 100A/µs V_{DD} = 480V	-	185	-	ns
Q$_{rr}$	Reverse Recovery Charge		-	1515	-	nC

Note:

5: The maximum value is specified by design at T_J = 150°C. Product is not tested to this condition in production.

FCH072N60F_F085 N-Channel Auto SuperFET, 600V, 52A, 72mohm

Typical Characteristics

Figure 1. Normalized Power Dissipation vs. Case Temperature

POWER DISSIPATION MULTIPLIER

T_C, CASE TEMPERATURE(^{o}C)

Figure 2. Maximum Continuous Drain Current vs. Case Temperature

V_{GS} = 10V

I_D, DRAIN CURRENT (A)

T_C, CASE TEMPERATURE(^{o}C)

DUTY CYCLE - DESCENDING ORDER

D = 0.50
0.20
0.10
0.05
0.02
0.01

SINGLE PULSE

NORMALIZED THERMAL IMPEDANCE, $Z_{\theta JC}$

P_{DM}

t_1

t_2

NOTES:
DUTY FACTOR: D = t_1/t_2
PEAK T_J = P_{DM} x $Z_{\theta JC}$ x $R_{\theta JC}$ + T_C

t, RECTANGULAR PULSE DURATION(s)

Figure 3. Normalized Maximum Transient Thermal Impedance

V_{GS} = 10V

T_C = 25^{o}C

FOR TEMPERATURES ABOVE 25^{o}C DERATE PEAK CURRENT AS FOLLOWS:

$$I = I_2 \left[\sqrt{\frac{150 - T_C}{125}} \right]$$

I_{DM}, PEAK CURRENT (A)

SINGLE PULSE

t, RECTANGULAR PULSE DURATION(s)

Figure 4. Peak Current Capability

Typical Characteristics

Figure 5. Forward Bias Safe Operating Area

Figure 6. Transfer Characteristics

Figure 7. Forward Diode Characteristics

Figure 8. Saturation Characteristics

Figure 9. Saturation Characteristics

Figure 10. R$_{DSON}$ vs. Gate Voltage

Typical Characteristics

Figure 11. Normalized R_{DSON} vs. Junction Temperature

Figure 11. Normalized R_{DSON} vs. Junction Temperature

Figure 12. Normalized Gate Threshold Voltage vs. Temperature

Figure 13. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature

Figure 14. Capacitance vs. Drain to Source Voltage

Figure 15. Gate Charge vs. Gate to Source Voltage

Figure 16. Eoss vs. Drain to Source Voltage

Figure 17. Gate Charge Test Circuit & Waveform

Figure 18. Resistive Switching Test Circuit & Waveforms

$$E_{AS} = \frac{1}{2} L I_{AS}^2$$

Figure 19. Unclamped Inductive Switching Test Circuit & Waveforms

6

DUT

V$_{DS}$

I$_{SD}$

L

Driver

R$_G$

Same Type
as DUT

V$_{DD}$

V$_{GS}$

• dv/dt controlled by R$_G$
• I$_{SD}$ controlled by pulse period

V$_{GS}$
(Driver)

$$D = \frac{\text{Gate Pulse Width}}{\text{Gate Pulse Period}}$$

10V

I$_{SD}$
(DUT)

I$_{FM}$, Body Diode Forward Current

di/dt

I$_{RM}$

Body Diode Reverse Current

V$_{DS}$
(DUT)

Body Diode Recovery dv/dt

V$_{SD}$

V$_{DD}$

Body Diode
Forward Voltage Drop

Figure 20. Peak Diode Recovery dv/dt Test Circuit & Waveforms

A

15.87
15.37 /E\

∅ 4.13
3.53

∅ 5.20
4.96

5.58
5.34 /E\

20.82
20.32 /E\

1 2 3

3.93
3.69 /E\

1.87 (2X)
1.53

16.25
15.75 /E\

(1.60)

2.77
2.43

5.56

1.35
1.17

⊕ 0.254 Ⓜ B A Ⓜ

11.12

4.82
4.58 /E\

B

0.71
0.51

2.66
2.29

∅ 6.85
6.61

12.81 /E\

∅ 3.65
3.51 /E\

⊕ 0.254 Ⓜ B A Ⓜ

1.35
0.51

13.08 MIN

3   1

FAIRCHILD ™

NOTES: UNLESS OTHERWISE SPECIFIED.

  A. PACKAGE REFERENCE: JEDEC TO-247,
       ISSUE E, VARIATION AB, DATED JUNE, 2004.
  B. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD
       FLASH, AND TIE BAR EXTRUSIONS.
  C. ALL DIMENSIONS ARE IN MILLIMETERS.
  D. DRAWING CONFORMS TO ASME Y14.5 - 1994

  /E\ DOES NOT COMPLY JEDEC STANDARD VALUE
  F.   DRAWING FILENAME: MKT-TO247A03_REV04

PUBLICATION ORDERING INFORMATION

© Semiconductor Components Industries, LLC

www.onsemi.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[ON Semiconductor](#):

  [FCH072N60F_F085](#)