

### Key Features


- Fully standards compliant turnkey solution enabling a simplified UHD-SDI interface
- Converts between HD-SDI, 3G-SDI, 6G UHD-SDI, and 12G UHD-SDI using MUX (Multiplex) and DeMUX (Demultiplex) modes
  - Quad Link 3G-SDI ↔ Single Link 12G UHD-SDI
  - Quad Link (1.5Gb/s x 4) HD-SDI ↔ Single Link 6Gb/s
  - Quad Link 6G UHD-SDI ↔ Dual Link 12G UHD-SDI
  - Quad Link 3G-SDI (ST 425-5/6) ↔ Dual Link 6G UHD-SDI
  - Dual Link 6G UHD-SDI ↔ Single Link 12G UHD-SDI
  - Dual Link 3G-SDI (ST 425-3) ↔ Single Link 6G UHD-SDI
  - Dual Link (1.5Gb/s x 2) HD-SDI ↔ Single Link 3Gb/s
- Bypass modes for all supported rates, including SD
- Automatic skew compensation for multi-link inputs
- Automatic input link order handling for multi-link 3Gb/s input
- Configurable Serial Output assignment
- Configurable multi-link output delay
- 100Ω Differential Inputs
  - Input trace equalization up to 12dB
- Four 100Ω Differential Outputs
  - Individually selectable output swing
- Reference Clock/Crystal Input — 27MHz
- GSPI Serial Control and Monitoring Interface
- Automatic and manual SMPTE ST 352M handling
- 12mm x 12mm 196-Ball BGA (0.8mm pitch)
- Pb-free/Halogen-free/RoHS/WEEE compliant package

### Applications

- Next Generation 3D/2D HFR HDTV and 2K D-Cinema, UHDTV1 and 4K D-Cinema end-equipment: Cameras, Monitors, Switchers, etc.
- Next Generation 3G-SDI, 6G UHD-SDI, and 12G UHD-SDI infrastructures designed in support of UHDTV1, UHDTV2, 4K D-Cinema and 3D HFR, HDR production image formats, and 6G UHD-SDI/12G UHD-SDI multiplexing and de-multiplexing for integration into legacy infrastructure.

### Description

The GS12070 is a highly configurable UHD-SDI Gearbox which performs multiplexing and de-multiplexing necessary to facilitate conversions between SMPTE ST 425-3 and/or ST 425-5 (multi-link 3G-SDI) Interface and SMPTE ST 2081-1 (6G UHD-SDI) and/or ST 2082-1 (12G UHD-SDI) Interfaces. The Gearbox also supports conversion between 4 x HD-SDI and 6Gb/s SDI.




#### Example of Multiplexing ST 425-5 into ST 2081-1 (6Gb/s) and ST 2082-1 (12Gb/s)

For the supported SMPTE conversions, the SMPTE ST 352 payload identification will be automatically detected and replaced based on the user selected conversion mode. This can be bypassed for proprietary multiplexing and demultiplexing links.

The device incorporates the ability to reorder the output serial stream and duplicate outputs to unused output channels or route any input channel.

The GS12070 has the ability to automatically compensate for up to 400ns of skew between QL 6Gb/s or DL 12Gb/s inputs and 800ns of skew between DL 6Gb/s and QL 3Gb/s inputs. This aids in any lane-to-lane variance introduced by cable mismatch or upstream routing and distribution equipment.



**GS12070 Block Diagram**

## Revision History

Version	ECO	Date	Changes and/or Modifications
6	040676	February 2018	Added <a href="#">Section 3.12.3</a> , PRBS Data Bypass. Added <a href="#">Section 3.5.1</a> , DDI CDR Reference Clock Configuration.
5	035260	January 2017	Added <a href="#">Section 2.4</a> , Latency. Added <a href="#">Section 3.9.3</a> , Input Tx Clock Selection. Added <a href="#">Section 3.14</a> , Embedded Video Pattern Generator. Added Host Interface Register Map, <a href="#">Section 4</a> . Added <a href="#">Figure 3-12</a> GL12G-SL6G Output Link Assignment. Added <a href="#">Figure 6-4</a> GS12070 Marking Diagram Updated <a href="#">Section 2.2</a> , <a href="#">Section 2.3</a> , <a href="#">Table 6-1</a>
4	034133	November 2016	Added <a href="#">Section 3.3.4</a> on output power down. Added <a href="#">Section 3.2</a> on device reset. Updated <a href="#">Figure</a> , <a href="#">Table 2-1</a> , <a href="#">Table 2-2</a> , <a href="#">Table 2-3</a> , <a href="#">Table 3-35</a>
3	034034	October 2016	Updates to add information to <a href="#">Section 3</a> .
2	028141	October 2015	Updated pin names in <a href="#">Figure 1-1</a> , <a href="#">Table 1-1</a> , <a href="#">Table 3-7</a> , and <a href="#">Table 3-8</a> .
1	026325	June 2015	Minor correction on Page 1.
0	025710	June 2015	New document.

## Contents

1. Pin Out.....	6
1.1 Pin Assignment .....	6
1.2 Pin Descriptions .....	7
2. Electrical Characteristics.....	11
2.1 Absolute Maximum Ratings .....	11
2.2 DC Electrical Characteristics .....	11
2.3 AC Electrical Characteristics .....	14
2.4 Latency .....	15
3. Detailed Description.....	16
3.1 Power Supply Considerations .....	16
3.1.1 Power Connections .....	16
3.1.2 Power On Sequence.....	16
3.1.3 Device Initialization .....	17
3.2 Power On Reset .....	17
3.3 Serial Data Inputs .....	18
3.3.1 Input Signal Interface Levels .....	18
3.3.2 Input Trace Equalization .....	18

3.3.3 Input Signal Present .....	19
3.3.4 Input Power-Down .....	19
3.4 Serial Data Outputs .....	19
3.4.1 DDO Output Swing .....	19
3.4.2 Output Idle.....	20
3.4.3 Output Power-Down.....	20
3.4.4 Output Driver Disable.....	22
3.5 Reference Clock .....	22
3.5.1 DDI CDR Reference Clock Configuration .....	22
3.6 Digital I/O .....	23
3.7 Modes of Operation .....	23
3.7.1 Operating Mode Selection.....	23
3.8 Input Serial Receiver and Input Processing Operation .....	24
3.8.1 Input Data Rate .....	24
3.8.2 Input Loop Bandwidth .....	25
3.8.3 Automatic Skew Tolerance .....	26
3.8.4 Status Reporting .....	26
3.9 Serial Transmitter Operation .....	28
3.9.1 Output Assignment.....	28
3.9.2 Output Loop Bandwidth.....	29
3.9.3 Transmitter Input Clock Selection.....	30
3.10 Multiplex Mode .....	30
3.10.1 Conversion Selection.....	30
3.10.2 Multiplexing Paths.....	32
3.10.3 SMPTE Compatibility .....	33
3.10.4 Lost Input.....	33
3.10.5 Automatic Input Link Ordering.....	34
3.10.6 MUX Manual Input Channel Assignment.....	34
3.11 Demultiplex Mode .....	35
3.11.1 Conversion Selection.....	35
3.11.2 Demultiplexing Paths.....	37
3.11.3 SMPTE Compatibility .....	39
3.11.4 Lane Delay .....	39
3.11.5 DeMUX Output Link Assignment.....	40
3.12 Bypass Mode .....	42
3.12.1 Input Stream Data Rate Detection.....	42
3.12.2 SD Bypass Mode .....	42
3.12.3 PRBS Data Bypass.....	42
3.13 Payload ID Handling .....	43
3.13.1 Detection of Payload ID.....	43
3.13.2 Automatic Insertion of Payload ID.....	46
3.13.3 Manual Insertion of Payload ID.....	49
3.14 Embedded Video Pattern Generator .....	52
3.15 GSPI Host Interface .....	54
3.15.1 CS Pin.....	54
3.15.2 SDIN Pin.....	55
3.15.3 SDOOUT Pin .....	55

---

3.15.4 SCLK Pin.....	56
3.15.5 Command Word 1 Description .....	57
3.15.6 GSPI Transaction Timing .....	59
3.15.7 Single Read/Write Access.....	61
3.15.8 Auto-increment Read/Write Access .....	62
3.15.9 Setting a Device Unit Address .....	62
3.15.10 Default GSPI Operation .....	63
4. Host Interface Register Map.....	64
4.1 Control Registers .....	64
4.2 Register Descriptions .....	67
4.2.1 GS12070 Control and Status Register .....	67
4.2.2 Rx Control and Status Register .....	93
4.2.3 Tx Control and Status Registers .....	95
4.2.4 Video Pattern Generator Control Registers .....	99
5. Application Information.....	103
5.1 Typical Application Circuit .....	103
6. Package & Ordering Information .....	105
6.1 Package Dimensions .....	105
6.2 Recommended PCB Footprint .....	106
6.3 Packaging Data .....	106
6.4 Solder Reflow Profile .....	107
6.5 Marking Diagram .....	107
6.6 Ordering Information .....	108

# 1. Pin Out

## 1.1 Pin Assignment

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	Legend:
A	VSS	DDO1	DDO1	DDO0	DDO0	VSS	MUX/ DEMUX	BYPASS	MODE_ SELO	STAT0	STAT1	STAT2	STAT3	VSS	High-speed differential inputs
B	DDO2	VSS	VSS	VSS	VSS	SD_ BYPASS0	SD_ BYPASS1	SD_ BYPASS2	SD_ BYPASS3	MODE_ SEL1	MODE_ SEL2	STAT4	STAT5	RX_CLK_0	High-speed differential outputs
C	DDO2	VSS	VCC_IO	RSVD	RSVD	RSVD	RSVD	RSVD	VSS	VSS	RSVD	STAT6	STAT7	RX_CLK_1	Reference clock
D	DDO3	VSS	VCC_IO	RSVD	RSVD	VCC_IO	RSVD	RSVD	VSS	VCC_IO	RSVD	STAT8	STAT9	RX_CLK_2	Digital control and status — Input
E	DDO3	VSS	VCC_A_1V8	VCC_A_1V1	RSVD	RSVD	VSS	VSS	RSVD	RSVD	RSVD	STAT10	STAT11	RX_CLK_3	Low-speed digital control and status (static) — Output
F	VSS	VSS	RSVD	SYS_RESET	NC	NC	VCC_CORE	VSS	VSS	VSS	RSVD	STAT12	STAT13	TIM_OUT0	Clock and Timing — Output
G	XTAL_IN	VSS	VCC_A_1V8	VCC_A_1V1	VSS	VCC_CORE	VSS	VCC_CORE	VSS	VCC_CORE	RSVD	STAT14	STAT15	TIM_OUT1	VCC
H	XTAL_OUT	VSS	VCC_A_1V8	VCC_A_1V1	VSS	VCC_CORE	VSS	VCC_CORE	VSS	VCC_IO	RSVD	RSVD	PID MODE0	TIM_OUT2	1.8V supply
J	VSS	VSS	REXT_TX	RSVD	NC	NC	VCC_CORE	VSS	VSS	VSS	RSVD	RSVD	PID MODE1	TIM_OUT3	1.1V supply
K	DDI3	VSS	VCC_A_1V8	VCC_A_1V1	NC	NC	VSS	VSS	RSVD	RSVD	RSVD	RSVD	LINK_ ASGMT	RESET	I/O supply
L	DDI3	VSS	REXT_RX	TMS	TRST	VCC_IO	VSS	VSS	VSS	VCC_IO	RSVD	RSVD	SEC_LINK_ ENABLE	DEMUX_ INPUT_ SELECT	GND
M	DDI2	VSS	VCC_IO	TDI	TDO	TCK	REFCLK_ SELO	REFCLK_ SEL1	VSS	VSS	RSVD	RSVD	CS	RSVD	RESET
N	DDI2	VSS	VSS	VSS	VSS	RSVD	VSS	VSS	VSS	ISP0	ISP1	ISP2	ISP3	SCLK	
P	VSS	DDI1	DDI1	DDI0	DDI0	RSVD	REF_IN	REF_OUT	VSS	TX_PCLK0	TX_PCLK1	SDIN	SDOUT	VSS	

Figure 1-1: Pin Out

## 1.2 Pin Descriptions

**Table 1-1: Pin Descriptions**

Pin Number	Name	Type	Description
A1, A6, A14, B2, B3, B4, B5, C2, C9, C10, D2, D9, E2, E7, E8, F1, F2, F8, F9, F10, G2, G5, G7, G9, H2, H5, H7, H9, J1, J2, J8, J9, J10, K2, K7, K8, L2, L7, L8, L9, M2, M9, M10, N2, N3, N4, N5, N7, N8, N9, P1, P9, P14	VSS	Power	Device ground. Connect to GND.
A7	MUX/ $\overline{\text{DEMUX}}$	Digital Input	Selects between Multiplex and Demultiplex mode. This pin has an internal pull-down resistor. This function can be overridden by the CSR.
A8	BYPASS	Digital Input	When HIGH, BYPASS is active and all inputs pass data directly to the outputs. When LOW, multiplexing/demultiplexing occurs as programmed by the MODE_SEL and $\overline{\text{PID\_MODE}}$ pins. This pin has an internal pull-down resistor. This function can be overridden by the CSR.
B9, B8, B7, B6	SD_BYPASS[3:0]	Digital Input	Selects the SD data rate per channel when in Bypass mode. When HIGH, SD_BYPASS is active. SD_BYPASS is only available when BYPASS is set to 1. These pins have an internal pull-down resistor. This function can be overridden by the CSR.
B11, B10, A9	MODE_SEL[2:0]	Digital Input	Multiplex or Demultiplex conversion mode selection. See <a href="#">Table 3-16: MUX Mode Up Conversion</a> and <a href="#">Table 3-19: DeMUX Mode Down Conversion</a> . These pins have internal pull-up resistors. This function can be overridden by the CSR.
C3, D3, D6, D10, H10, L6, L10, M3	VCC_IO	Power	Power supply connection for the I/O. Connect to 1.8V.
C4, C5, C6, C7, C8, C11, D4, D5, D7, D8, D11, E5, E6, E9, E10, E11, F3, F11, G11, H11, H12, J4, J11, J12, K9, K10, K11, K12, L11, L12, M11, M12, M14, P6	RSVD	—	These pins are reserved, do not connect.

**Table 1-1: Pin Descriptions (Continued)**

Pin Number	Name	Type	Description
D1, E1 B1, C1 A3, A2 A5, A4	DDO3, $\overline{\text{DDO3}}$ DDO2, $\overline{\text{DDO2}}$ DDO1, $\overline{\text{DDO1}}$ DDO0, $\overline{\text{DDO0}}$	Output	Differential serial digital outputs.
E3, G3, H3, K3	VCC_A_1V8	Power	Power supply connection for Analog 1V8. Connect to 1.8V.
E4, G4, H4, K4	VCC_A_1V1	Power	Power supply connection for Analog 1V1. Connect to 1.1V.
E14, D14, C14, B14	RX_CLK_[3:0]	Output	The extracted parallel clock from the respective DDI/ $\overline{\text{DDI}}$ input data.
F5, F6, J5, J6, K5, K6	NC	—	No connect. Pins are not connected internally.
F4	$\overline{\text{SYS\_RESET}}$	Input	Restarts the power-on initialization sequence. When asserting, the device state goes to reset. When de-asserted, the power-on initialization will restart. When asserting this function, the power supplies must be at their final stable values. This pin is active LOW and has an internal pull-up resistor. The minimum reset pulse duration is 1ms.
F7, G6, G8, G10, H6, H8, J7	VCC_CORE	Power	Power supply connection for the core. Connect to 1.1V.
G1 H1	XTAL_IN XTAL_OUT	Analog	Device reference clock connection. <b>Note:</b> Connection of an external clock or crystal is dependent on the configuration of REFCLK_SEL pins.
G13, G12, F13, F12, E13, E12, D13, D12, C13, C12, B13, B12, A13, A12, A11, A10	STAT[15:0]	Digital Output	Multi-function status outputs. Please refer to the CSR document, registers STAT_CH0 through STAT_CH3 for selection description.
J13, H13	$\overline{\text{PID\_MODE[1:0]}}$	Digital Input	SMPTE compliant Multiplex/Demultiplex mode. When LOW, the input signal's ST 352 payload identifier, in combination with the setting of MODE_SEL will be used to determine the output signal's ST 352 payload identifier values. When HIGH, the input signal's ST 352 payload identifier is not used. These pins are active LOW and have internal pull-down resistors. This function can be overridden by the CSR.
J3, L3	REXT_TX REXT_RX	Analog	Calibration resistors for high-speed inputs and outputs. Connect 1.0k $\Omega$ ±1% resistor to GND.
J14, H14, G14, F14	TIM_OUT[3:0]	Output	Extracted horizontal timing – Rx H blanking from the corresponding input.
K1, L1 M1, N1 P2, P3 P4, P5	DDI3, $\overline{\text{DDI3}}$ DDI2, $\overline{\text{DDI2}}$ DDI1, $\overline{\text{DDI1}}$ DDI0, $\overline{\text{DDI0}}$	Input	Serial digital differential input. Unused Inputs should be left unconnected. In order to save power it is recommended to power down unused inputs.



**Table 1-1: Pin Descriptions (Continued)**

Pin Number	Name	Type	Description
K13	LINK_ASGMT	Digital Input	Multi-link input order handling. When HIGH the input order is independent of the input connection order (based on ST 352 embedded PID). When LOW, the output is multiplexed based on the physical input connection order. This pin has an internal pull-down resistor. This function can be overridden by the CSR.
K14	$\overline{\text{RESET}}$	Input	Device reset signal. When asserting, the device state goes to reset. When de-asserted, the device will be set to its default values. This pin is active LOW and has an internal pull-up resistor. The minimum reset pulse duration is 400ns.
L4	TMS	Digital Input	JTAG interface Test Mode Select input. This signal is decoded by the internal TAP controller to control test operations. This pin has an internal pull-down resistor.
L5	$\overline{\text{TRST}}$	Digital Input	JTAG interface reset. Digital active-low reset input. Used to reset the JTAG test sequence. When LOW, the JTAG test sequence is reset. When HIGH, normal operation of the JTAG test sequence resumes. This pin is active LOW and has an internal pull-down resistor.
L13	SEC_LINK_ENABLE	Digital Input	When HIGH the M1/DM1 paths will be enabled. This function can be overridden by the CSR. This pin has an internal pull-down resistor.
L14	DEMUX_INPUT_SELECT	Input	Select between DDI0 and DDI2 in the single link input DeMUX modes. Set LOW (default) to select DDI0 as the input. Set HIGH to select DDI2 as the input. This function can be overridden by the CSR. The selected input must not be powered down and the M1 path must be enabled. (See pin L13, SEC_LINK_ENABLE). <b>Note:</b> This pin should be tied to GND if not used.
M4	TDI	Digital Input	JTAG interface Test Data Input. Serial instructions and data are received on this pin. This pin has an internal pull-down resistor.
M5	TDO	Digital Output	JTAG interface Test Data Output. TDO is the serial output for test instructions and data.
M6	TCK	Digital Input	JTAG interface Test Clock input. The test clock input provides the clock for the test logic of this device. This pin has an internal pull-down resistor.

**Table 1-1: Pin Descriptions (Continued)**

Pin Number	Name	Type	Description
M8, M7	REFCLK_SEL[1:0]	Input	Reference Clock Selection input. Configures the reference clock input type and frequency. Set to 00 for 27MHz crystal. Set to 01 for 27MHz differential clock input. These pins have an internal pull-down resistor. <b>Note:</b> REFCLK_SEL must be set correctly at power-up.
M13	$\overline{CS}$	Digital Input	Chip Select input for the Gennum Serial Peripheral Interface (GSPI) host control/status port. Active-low input. This pin has an internal pull-up resistor.
N6	RSVD	—	This pin has an internal pull-down resistor.
N13, N12, N11, N10	$\overline{ISP}[3:0]$	Digital Input	Input Signal Present. Set LOW when the input signal is valid. Set HIGH when the input signal is not present or invalid. In this mode the input section is in standby mode in order to minimize power consumption. These pins are active LOW and have internal pull-down resistors. This function can be overridden by the CSR.
N14	SCLK	Digital Input	GSPI Data Clock input. Burst-mode clock input for the GSPI host control/status port.
P7, P8	REF_IN REF_OUT	Digital Input	Do not connect these pins.
P11, P10	TX_PCLK[1:0]	Input	Tx input PCLK. These pins are optional and only accept a clock synchronized to the extracted Rx clock. Unused pins should be left unconnected. Please refer to the CSR document for selection setting.
P12	SDIN	Digital Input	GSPI Digital Data Input for the GSPI host control/status port.
P13	SDOUT	Digital Output	GSPI Digital Data Output for the GSPI host control/status port. Active-high output.

## 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

**Table 2-1: Absolute Maximum Ratings**

Parameter	Value
Supply Voltage (VCC_CORE, VCC_A_1V1)	-0.5V to 1.54V
Supply Voltage (VCC_IO, VCC_A_1V8)	-0.5V to 1.98V
Input ESD Voltage (HBM)	1kV
Input ESD Voltage (CDM)	250V
Storage Temperature Range (T <sub>s</sub> )	-50°C to +125°C
Operating Temperature Range (T <sub>A</sub> )	-40°C to +85°C
Input Voltage Range (1.8V logic inputs)	-0.5V to VCC_IO + 0.5V
Solder Reflow Temperature	260°C

**Note:** Absolute Maximum Ratings are those values beyond which damage may occur.

### 2.2 DC Electrical Characteristics

**Table 2-2: DC Electrical Characteristics**

T<sub>A</sub> = -40°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Supply Voltage	VCC_A_1V8		1.71	1.8	1.89	V	—
	VCC_A_1V1		1.05	1.1	1.16	V	—
	VCC_CORE		1.05	1.1	1.16	V	—
	VCC_IO		1.71	1.8	1.89	V	—
Supply Current	ICC_A_1V8	1.8V operation	—	704	826	mA	—
	ICC_A_1V1	1.1V operation	—	211	316	mA	—
	ICC_CORE	1.1V operation	—	456	608	mA	—
	ICC_IO	1.8V operation	—	32	63	mA	—
Power	P <sub>D</sub>	QL 3G → SL 12G DDIO, DDI1, DDI2, DDI3 enabled DDO0 enabled	—	1767	1962	mW	—

**Table 2-2: DC Electrical Characteristics (Continued)**T<sub>A</sub> = -40°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Power	P <sub>D</sub>	QL 1.5G → SL 6G DDI0, DDI1, DDI2, DDI3 enabled DDO0 enabled	—	1492	1641	mW	—
		QL 6G → DL 12G DDI0, DDI1, DDI2, DDI3 enabled DDO0, DDO2 enabled	—	1979	2190	mW	—
		QL 3G → DL 6G DDI0, DDI1, DDI2, DDI3 enabled DDO0, DDO2 enabled	—	1774	1972	mW	—
		DL 6G → SL 12G DDI0, DDI2 enabled DDO0 enabled	—	1318	1793	mW	—
		DL 3G → SL 6G DDI0, DDI2 enabled DDO0 enabled	—	1231	1395	mW	—
		DL 1.5G → SL 3G DDI0, DDI2 enabled DDO0 enabled	—	1384	1520	mW	—
		SL 12G → QL 3G DDI0 enabled DDO0, DDO1, DDO2, DDO3 enabled	—	1231	1250	mW	—
		SL 6G → QL 1.5G DDI0 enabled DDO0, DDO1, DDO2, DDO3 enabled	—	907	1020	mW	—
		DL 12G → QL 6G DDI0, DDI2 enabled DDO0, DDO1, DDO2, DDO3 enabled	—	1594	1711	mW	—
		DL 6G → QL 3G DDI0, DDI2 enabled DDO0, DDO1, DDO2, DDO3 enabled	—	1322	1479	mW	—
SL 12G → DL 6G DDI0 enabled DDO0, DDO2 enabled	—	1117	1275	mW	—		

**Table 2-2: DC Electrical Characteristics (Continued)**T<sub>A</sub> = -40°C to +85°C, unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Power	P <sub>D</sub>	SL 6G → DL 3G DDIO enabled DDO0, DDO2 enabled	—	1006	1144	mW	—
		SL 3G → DL 1.5G DDIO enabled DDO0, DDO2 enabled	—	860	985	mW	—
Serial Input Common Mode Voltage	V <sub>CMIN</sub>	—	—	0	—	V	—
Serial Output Common Mode Voltage	V <sub>CMOUT</sub>	—	—	ΔV <sub>DDO</sub> /2	—	V	—
Serial Input Termination	Differential	—	95.5	100	104	Ω	—
Serial Output Termination	Differential	—	85	100	115	Ω	—
Input Voltage - Digital Pins	V <sub>IH</sub>	1.8V operation	0.65 x V <sub>CC_IO</sub>	—	V <sub>CC_IO</sub> +0.3	V	—
	V <sub>IL</sub>	1.8V operation	-0.3	—	0.35 x V <sub>CC_IO</sub>	V	—
Output Voltage - Digital Pins	V <sub>OH</sub>	1.8V operation	V <sub>CC_IO</sub> -0.45	—	—	V	—
	V <sub>OL</sub>	1.8V operation	—	—	0.45	V	—

## 2.3 AC Electrical Characteristics

**Table 2-3: AC Electrical Characteristics**

$T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ , unless otherwise shown

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Serial Input/ Output Data Rate	$DR_{DDI}/DR_{DDO}$	—	0.27	—	11.88	Gb/s	—
Upstream Voltage Swing	$\Delta V_{SDI}$	—	400	—	1000	mV <sub>ppd</sub>	—
Output Voltage Swing	$\Delta V_{DDO}$	Minimum Swing Setting	—	400	—	mV <sub>ppd</sub>	3
		Maximum Swing Setting	—	1000	—	mV <sub>ppd</sub>	—
Lock Time - Video	$t_{LOCK}$	—	—	2 video lines	—	—	—
DDO<n> Rise/Fall Time	$t_{riseDDO<n>}$	20% to 80% rising edge into 50Ω load (on-chip)	36	50	64	ps	—
Intrinsic Input Jitter Tolerance	IIJT	12G	0.2	—	—	UI <sub>pp</sub>	—
		6G	0.4	—	—	UI <sub>pp</sub>	—
		3G	0.5	—	—	UI <sub>pp</sub>	—
		1.5G	0.6	—	—	UI <sub>pp</sub>	—
Intrinsic Serial Output Jitter	$t_{OJ}$	12G	—	0.35	0.50	UI <sub>pp</sub>	1,2
		12G (QL6G-DL12G)	—	0.45	0.55	UI <sub>pp</sub>	1
		6G	—	0.20	0.30	UI <sub>pp</sub>	1
		3G	—	0.10	0.15	UI <sub>pp</sub>	1
		1.5G	—	0.04	0.05	UI <sub>pp</sub>	1

1. Measured with a 100kHz filter.
2. Applies to QL3G-SL12G, DL6G-SL12G, and Bypass modes.
3. This is the default swing setting for the GS12070.

## 2.4 Latency

Device latency depends on the mode of operation. Table 2-4 lists latencies per mode measured in PCLK periods.

**Table 2-4: Latencies Per Mode**

	Mode	PCLK [MHz]	Min Latency [# PCLK Periods]	Typ Latency [# PCLK Periods]	Max Latency [# PCLK Periods]
MUX	QL3G→SL12G	148.5	36	46	56
	QLHD→SL6G	74.25	36	46	56
	QL6G→DL12G	148.5	45	59	73
	QL3G→DL6G	148.5	41	55	69
	DL6G→SL12G	148.5	36	46	56
	DL3G→SL6G	148.5	41	51	61
	DLHD→SL3G	74.25	36	46	56
DeMUX	SL12G→QL3G	148.5	33	43	53
	SL6G→QLHD	74.25	33	43	53
	DL12G→QL6G	148.5	39	53	67
	DL6G→QL3G	148.5	38	48	58
	SL12G→DL6G	148.5	33	43	53
	SL6G→DL3G	148.5	36	46	56
	SL3G→DLHD	74.25	33	43	53

# 3. Detailed Description

## 3.1 Power Supply Considerations

### 3.1.1 Power Connections

Table 3-1: Power Connections

Parameter	Description
VCC_A_1V8	Power supply connection for Analog 1V8
VCC_A_1V1	Power supply connection for Analog 1V1
VCC_CORE	Power supply connection for Digital core 1V1
VCC_IO	Power supply connection for Digital I/O 1V8
VSS	Device common ground

### 3.1.2 Power On Sequence

The GS12070 does not require power supply sequencing; however the following power up conditions must be met:

1. The ramp up time of each supply must be within 10 $\mu$ s and 200ms.  
**Note:** To prevent a latch-up condition the power supplies must not ramp faster than 10 $\mu$ s.
2. The time from the first power supply starting point to the last power supply end point must be less than 200ms. See [Figure 3-1: Power Ramp Up Time P<sub>RAMP</sub>](#).
3. The ramp of each power supply should not have any plateaus or dips. See [Figure 3-2: Acceptable Power Supply Ramp](#).





Figure 3-1: Power Ramp Up Time P<sub>RAMP</sub>





**Figure 3-2: Acceptable Power Supply Ramp**


### 3.1.3 Device Initialization

After power-up the device requires a 900ms delay before GSPI transactions can begin.

## 3.2 Power On Reset

The GS12070 has a built-in power on reset. After the point of stable power supply levels have been achieved (Point A in Figure 3-3), device initialization will start. The Device Initialization phase calibrates and trims the analog portions of the device.

Completion of Device Initialization will take 900ms and the GS12070 CSRs will be automatically reset (Point B) internally. After the internal reset (Point C) the device will enter Normal Operation.



**Figure 3-3: Device Power Up and Reset Sequencing**

The pin  $\overline{\text{SYS\_RESET}}$  can be used to restart the GS12070 from point A. This can be helpful if the device needs a cold restart as this eliminates the need for a power cycle.

When the pin  $\overline{\text{RESET}}$  is asserted and released, the Device Reset phase will initiate and will be ready for normal operation (Point C) after 400ns.

## 3.3 Serial Data Inputs

### 3.3.1 Input Signal Interface Levels

The balanced input circuit is compatible with industry standard LVPECL, PECL, CML, and LVDS.

Input signals must be AC-coupled. A 4.7 $\mu$ F capacitor is recommended.

### 3.3.2 Input Trace Equalization

The GS12070 features per-channel adjustable trace equalization to compensate for PCB trace dielectric losses.

For 12Gb/s data rate, the trace equalizer's initial settings can be tuned to one of three specific trace loss bands. The trace EQ is adaptive within the specified band. To optimize the trace EQ settings, first the EQ setting value for required loss compensation needs to be written to **INPUT\_EQ<n>** register and then the **DDI<n>\_EQ\_UPDATE** parameter bit must be asserted. [Table 3-2](#) contains the parameter values for the supported trace EQ settings.

**Table 3-2: Trace Equalizer Settings (Register INPUT\_EQ<n>)**

Trace Loss Compensation	Input Data Rate		Notes
	12GB/s Register Value <sub>h</sub>	SD - 6Gb/s Register Value <sub>h</sub>	
0-4dB	Setting 3468 (F468)		1
4-8dB	Setting 2C58 (EC58)	Setting 3468 (F468)	1
8-12dB	Setting 2448 (E448)		1

1. The value in brackets is the value that includes the two update bits (15:14). It is the value that will be read back when updated bits are set but the EQ settings have not been updated. The first value is the read-back value after the EQ settings have been updated.

The register location for the equalizer settings associated with each input channel is described in [Table 3-3](#).

**Table 3-3: Trace Equalizer Register Locations**

Input Channel	Register Name	Address <sub>h</sub>
DDI0	DDI0_EQ_UPDT	1023
DDI1	DDI1_EQ_UPDT	1024
DDI2	DDI2_EQ_UPDT	1025
DDI3	DDI3_EQ_UPDT	1026

---

### 3.3.3 Input Signal Present

Each input has an associated active LOW control input pin called  $\overline{\text{ISP}}$  which needs to be driven LOW when a valid input signal is applied. When a valid input signal is not present, this signal is to be driven HIGH.

The **ISP\_REG** register can also be used to control this signal as well as change its polarity and report on the state of the  $\overline{\text{ISP}}[3:0]$  input pin.

An example of how to use this pin in the application is to connect it to the lock pin of a reclocker that drives the respective serial input.

In the DeMUX mode, it is recommended to leave the associated  $\overline{\text{ISP}}\langle n \rangle$  HIGH for inputs that are not used.

### 3.3.4 Input Power-Down

Inputs that are not intended to be used can be powered down through the host interface. The **DDI\_PWR\_DOWN** registers provide per-lane control of the power down options.

## 3.4 Serial Data Outputs

The GS12070 has four serial digital differential data outputs capable of operating at SDI nominal rates of:

- 12G (11.88Gb/s, and 11.88/1.001Gb/s)
- 6G (5.94Gb/s and 5.94/1.001Gb/s)
- 3G (2.97Gb/s and 2.97/1.001Gb/s)
- HD (1.485Gb/s and 1.485/1.001Gb/s,)
- SD (270MHz)

Each output has a driver capable of driving a 100 $\Omega$  differential load.

### 3.4.1 DDO Output Swing

The output swing is set to 400mVpp differential by default.

The swing can be changed by setting the **DDO** $\langle n \rangle$ \_AMP parameter in the **DDO\_DRV\_AMP** register, as shown in Table 3-4. Once the value is set to the desired amplitude value for the selected output, set the **DDO** $\langle n \rangle$ \_DRV\_AMP\_UPDATE parameter HIGH for this value to be loaded into the GS12070.

**Table 3-4: Output Swing Settings**

DDO<n>_AMP Value <sub>n</sub>	Nominal DDO Amplitude (mV <sub>pp diff</sub> )
0	400
1	500
2	600
3	700
4	800
5	900
6	1000
7	400

### 3.4.2 Output Idle

Serial outputs can be individually set to Idle. When an output is set to Idle, its voltage will be set to the common mode voltage. These functions are programmed through **DDO\_IDLE** register.

### 3.4.3 Output Power-Down

Outputs that are not intended to be used can be powered down through the host interface. The **OUTPUT\_PWR\_DOWN** register provides per-lane control of the power down options.

The **OUTPUT\_PWR\_DOWN** register contains 16 bits, which can be broken down into four groups of four bits each. Each bit in the group of four bits is assigned to a DDO<n> output. Thus there are multiple bits required to power down a particular DDO<n> output. The power-down bit assigned to a DDO<n> output in each four-bit group must be the same.

Shown in [Table 3-6](#) is an example of the value that is written to enable DDO0 and DDO2, but disable DDO1 and DDO3. For convenience, [Table 3-5](#) is showing the HEX register value for all possible combinations of output power down.

**Table 3-5: DDO<n> Power-Down Control**

**Note:** Powered down output lanes denoted as PD.

Register Value	DDO Lane 0	DDO Lane 1	DDO Lane 2	DDO Lane 3
0000	Active	Active	Active	Active
1111	Active	Active	Active	PD
2222	Active	Active	PD	Active
3333	Active	Active	PD	PD
4444	Active	PD	Active	Active
5555	Active	PD	Active	PD
6666	Active	PD	PD	PD
7777	Active	PD	PD	PD
8888	PD	Active	Active	Active
9999	PD	Active	Active	PD
AAAA	PD	Active	PD	Active
BBBB	PD	Active	PD	PD
CCCC	PD	PD	Active	Active
DDDD	PD	PD	Active	PD
EEEE	PD	PD	PD	Active
FFFF	PD	PD	PD	PD

**Table 3-6: Example of Register Value Required to Power Down DDO1 and DDO3**

OUTPUT_PWR_DOWN Bit Slice	[15:12]				[11:8]				[7:4]				[3:0]			
DDO<n> Power Down Bit Assignment	DDO0	DDO1	DDO2	DDO3	DDO0	DDO1	DDO2	DDO3	DDO0	DDO1	DDO2	DDO3	DDO0	DDO1	DDO2	DDO3
Register Bit Value	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Register Hex Value	5				5				5				5			

### 3.4.4 Output Driver Disable

The serial output driver can be disabled. This feature can be used in combination with Output Power Down to realize additional power savings as the output driver is shut down.

This function can be programmed through the **DDO\_DRIVER\_DISABLE** Register.

## 3.5 Reference Clock

The GS12070 operates from a single reference clock. It is recommended to use a crystal with  $\pm 30$ ppm frequency tolerance and has a  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature rating or better.

Please see [5.1 Typical Application Circuit](#) for recommended crystal connection.

A differential clock can also be connected in place of the crystal. The quality of this reference clock must be equivalent or better than the crystal as it will impact output jitter. The differential clock must be AC coupled using a 10nF capacitor.

**Table 3-7: Reference Clock Configuration Selection**

Reference Clock Configuration Selection REFCLK_SEL[1:0]	XTAL_IN/OUT	Reference Clock Frequency
00	Crystal	27MHz
01	Differential Clock	27MHz
10	Not Supported	
11		

### 3.5.1 DDI CDR Reference Clock Configuration

The GS12070 DDI CDR quad has two configuration options for high-speed clock generation from the reference clock.

The default DDI CDR configuration (on power-up) has slightly lower power consumption than the alternative CDR configuration, but the alternative CDR configuration is superior in jitter performance, IJT and power noise immunity to the default one.

The alternative CDR configuration can be selected in the initialization process after the power-up by writing a few registers. For more information please see the Application Note "GS12070 - Reducing jitter with different DDI CDR clocking configurations."

## 3.6 Digital I/O

The digital I/O pins must be interfaced at 1.8V LVCMOS logic levels.

## 3.7 Modes of Operation

The GS12070 operates in three distinctive modes:

- MUX (Multiplex)
- DeMUX (De-Multiplex)
- Bypass (Input to Output)

### 3.7.1 Operating Mode Selection

The pins, MUX/ $\overline{\text{DEMUX}}$ , and BYPASS configure the operating mode of the device.

In BYPASS mode, the device automatically searches for the data-rates, 12G, 6G, 3G, and HD at the input. Operation at SD (270Mb/s) must be manually set using the SD\_BYPASS pin. This selection is available per lane and only active when the device is in BYPASS mode. When BYPASS mode is selected, the MUX/ $\overline{\text{DEMUX}}$  pin is ignored.

The settings for mode selection are described in [Table 3-8](#). The default pin settings for the GS12070 mode selection is set to DeMUX mode through a pull-down resistor. Alternatively, mode selection can be set through the **OPEARTING\_MODE\_SEL\_REG** registers in the CSR.

**Note:** Register control of the MUX\_DEMUX, MODE\_SEL, PID\_MODE and BYPASS parameters are grouped. All three functions must either be pin controlled or register controlled through **REG\_CTRL\_OP\_MODE\_EN**.

**Table 3-8: Operating Mode Selection**

Pin			Mode
MUX/ $\overline{\text{DEMUX}}$	BYPASS	SD_BYPASS	
0	0	0	DeMUX
1	0	0	MUX
X	1	0	Bypass
X	1	1	SD Bypass (only available when BYPASS = 1)

## 3.8 Input Serial Receiver and Input Processing Operation

### 3.8.1 Input Data Rate

The data rate at the input is automatically configured when a specified MUX or DeMUX mode is selected. The maximum data rate supported for each DDI<n> input is shown in [Table 3-9](#).

**Table 3-9: Serial Data Input Supported Data Rates**

Input	MODE		
	MUX	DEMUX	BYPASS
DDI0	—	12Gb/s	12Gb/s
	6Gb/s	6Gb/s	6Gb/s
	3Gb/s	3Gb/s	3Gb/s
	1.5Gb/s	—	1.5Gb/s
	—	—	270Mb/s
DDI1	—	—	12Gb/s
	6Gb/s	—	6Gb/s
	3Gb/s	—	3Gb/s
	1.5Gb/s	—	1.5Gb/s
	—	—	270Mb/s
DDI2	—	12Gb/s	12Gb/s
	6Gb/s	6Gb/s	6Gb/s
	3Gb/s	3Gb/s	3Gb/s
	1.5Gb/s	—	1.5Gb/s
	—	—	270Mb/s
DDI3	—	—	12Gb/s
	6Gb/s	—	6Gb/s
	3Gb/s	—	3Gb/s
	1.5Gb/s	—	1.5Gb/s
	—	—	270Mb/s

In the case of the BYPASS mode, the device by default searches for the data-rates, 12G, 6G, 3G, and HD at the input. If a valid SDI signal is found, and lock is achieved, the data rate will be reported (per input) in the parameters within the **DATA\_RATE\_REPORT** register as a two bit value. [Table 3-10](#) describes the reported data rates and their parameter values. Note that SD is not reported as it must be set manually.

In BYPASS mode, the SD rate is not automatically detected and must be manually set for each individual input. This can be achieved by asserting the SD\_BYPASS[3:0] pins or through the host interface using the **SD\_BYPASS\_SEL\_REG** register.

The automatic data rate detection can be overridden and can be manually set through the **MANUAL\_RATE** register. A parameter is available for each individual input.

[Table 3-10](#) applies for both reported data rate and the manual setting of the data rate.



**Table 3-10: Data Rate Register Values for Setting and Reporting**

Nominal Data Rate	Register Value <sub>p</sub>
12G	11
6G	10
3G	01
HD	00

### 3.8.2 Input Loop Bandwidth

The loop bandwidth of the input is individually configured on a per channel basis. The default loop bandwidth is optimized and it is not recommended that this value be changed.

There may be specific cases where the input loop bandwidth needs adjustment. This can be set through the **DDI\_CDR\_LBW**.

See [Table 3-11](#) for CDR LBW settings.

**Table 3-11: CDR Bandwidth Settings**

Data Rate	CDR Bandwidth	Bandwidth (MHz)	CDR Lock to Data Time (μs)
12Gb/s	Low	3.26	5.2
	Recommended	4.88	4.4
	High	5.58	4.1
6Gb/s	Low	1.22	9.3
	Recommended	1.63	7.6
	High	4.88	4.4
3Gb/s	Low	0.61	18.6
	Recommended	0.81	15.3
	High	2.44	8.7
1.5Gb/s	Low	0.31	37.1
	Recommended	0.41	30.6
	High	1.22	17.5

---

### 3.8.3 Automatic Skew Tolerance

The GS12070 automatically adjusts for skew between multi-link inputs. [Table 3-12](#) lists the maximum skew supported for the various MUX/DeMUX modes.

**Table 3-12: Input Skew Compensation**

Mode Conversion	Time of Skew
DL 6Gb/s → SL 12Gb/s	800ns
DL 3Gb/s → SL 6Gb/s	800ns
DL 1.5Gb/s → SL 3Gb/s	1600ns
QL 3Gb/s → SL 12Gb/s	800ns
QL 3Gb/s → SL 6Gb/s	800ns
QL 1.5Gb/s → SL 6Gb/s	1600ns
DL 6Gb/s → QL 3Gb/s	800ns
DL 12Gb/s → QL 6Gb/s	400ns
QL 6Gb/s → DL 12Gb/s	400ns

### 3.8.4 Status Reporting


The GS12070 has status monitoring of the following parameters

- LOCK
- PID ERROR
- PID DETECTED
- TRS ERROR
- CRC ERROR
- DATA RATE
- INTERLEAVED INPUT STREAM

[Table 3-13](#) describes the parameter and the register that reports that parameter.

**Table 3-13: Input Status Reporting Parameters**

Reporting Parameter	Register Name	Description	STAT Output Pin Availability
LOCK	INPUT_LOCK_REG	Asserts when the input has locked to the input data rate and detect three TRS sequences within a 2.5 line window. LOCK is available for each individual input	
PID ERROR	PID_ERROR	Asserts when the PID embedded in the input stream does not match the expected PID value. PID ERROR Indication is available for each of the individual data streams and for each individual input.	STAT[15:12] - DDI 3 STAT[11:8] - DDI 2 STAT[7:4] - DDI 1 STAT[3:0] - DDI 0
PID DETECTED	PID_DETECTED	Asserts when the PID is inserted in the input stream. PID DETECTED Indication is available for each of the individual data streams and for each individual input.	Assignment to STAT pin is set through STAT_CH[3:0] registers
TRS ERROR	NA	Asserts when the received TRS's protection bit is incorrect. TRS_PERR indication is available or each of the individual data streams and for each individual input.	
CRC ERROR	CRC_ERROR	Asserts when a CRC error has been detected at inputs. This register is a logical OR of each DDI CRC error, if detected.	
DATA RATE	DATA_RATE_REPORT	Indicates the data rate on the DDI[3:0] inputs, two bits per input.	NA
INTERLEAVED INPUT STREAM	VID_STREAM_INTERLEAVED_STAT	Indicates that the input video stream is interleaved when HIGH. One bit per stream, two streams per input. <b>Note:</b> See <a href="#">Figure 3-4: Input Data Stream Paths</a> .	



**Figure 3-4: Input Data Stream Paths**

## 3.9 Serial Transmitter Operation

### 3.9.1 Output Assignment

#### 3.9.1.1 Default Output Assignments

Default output assignments are configured per mode as listed in [Table 3-14](#).

**Table 3-14: Serial Tx Output Assignment**

	Mode	Tx0	Tx1	Tx2	Tx3	Notes
MUX	QL3G→SL12G	M0	M0 (DDO idle)	M0 (DDO idle)	M0 (DDO idle)	—
	QLHD→SL6G	M0	M0 (DDO idle)	M0 (DDO idle)	M0 (DDO idle)	—
	QL6G→DL12G	M0	M0 (DDO idle)	M1	M1 (DDO idle)	—
	QL3G→DL6G	M0	M0 (DDO idle)	M1	M1 (DDO idle)	—
	DL6G→SL12G	M0	M0 (DDO idle)	M1	M1 (DDO idle)	1
	DL3G→SL6G	M0	M0 (DDO idle)	M1	M1 (DDO idle)	1
	DLHD→SL3G	M0	M0 (DDO idle)	N/A	N/A	—
DeMUX	SL12G→QL3G	DM0	DM0	DM0	DM0	—
	SL6G→QLHD	DM0	DM0	DM0	DM0	—
	DL12G→QL6G	DM0	DM0	DM1	DM1	—
	DL6G→QL3G	DM0	DM0	DM0	DM0	—
	SL12G→DL6G	DM0	DM0	DM1	DM1	2
	SL6G→DL3G	DM0	DM0	DM1	DM1	2
	SL3G→DLHD	DM0	DM0	N/A	N/A	—

1. Tx2(M1 path) is powered down by default. To use Tx2(M1 path) as a secondary link it must be enabled manually via SEC\_LINK\_ENABLE pin or through the CSR. See [Figure 3-7](#) and [Section 3.10.2](#) for further details.

2. Tx2(DM1 path) and Tx3(DM1 path) are powered down by default. To use Tx2(DM1 path) and Tx3(DM1 path) as a secondary link they must be enabled manually via SEC\_LINK\_ENABLE pin or through the CSR. See [Figure 3-10](#) and [Section 3.11.2](#) for further details.


#### 3.9.1.2 Manual Output Assignment

Each output can be assigned to:

- Multiplexed streams in MUX mode (M0 or M1 processed output)
- Demultiplexed streams in DeMUX mode (DM0 or DM1 processed output)
- Any of the four input channels

This feature is available in any mode, regardless of the default assignment of the serial output. Assignment of the output is configured through the **OUTPUT\_ASGMT\_DDO<n>** and enabled through the **REG\_CTRL\_OUTPUT\_ASGMT\_EN** register.

**Note:** Custom output assignments will be retained, even if the mode is changed. To return to the default output assignment, the register **REG\_CTRL\_OUTPUT\_ASGMT\_EN** should be set back to “0”.



**Figure 3-5: Output Assignment Selection**

### 3.9.2 Output Loop Bandwidth

The loop bandwidth of the output is individually configured on a per output basis. The default loop bandwidth should be configured based on the requirements of the device connected to the DDO[3:0] serial outputs.

The loop bandwidth can be set through the **DDO\_LBW** register and will take effect when the **DDO\_LBW\_UPDT** register has been written to. Please refer to [Table 3-15](#).

**Table 3-15: DDO Loop Bandwidth Setting**

DDO_LBW_SETTINGS <sub>h</sub>	12G LBW (MHz)	6G LBW (MHz)	3G LBW (MHz)	1.5G LBW (MHz)
0	RSVD			
1	0.13	0.13	0.13	0.13
2	0.25	0.25	0.25	0.25
3	0.5	0.5	0.5	0.5
4	1.01	1.01	1.01	1.01
5	2.01	2.01	2.01	2.01
6	4.03	4.03	4.03	2.01
7	8.06	8.06	8.06	2.01
8	16.11	16.11	8.06	2.01
9	32.33	16.11	8.06	2.01
A to F	RSVD			

### 3.9.3 Transmitter Input Clock Selection

By default, the Tx PLL input clock is selected by the internal control block from the receiver's extracted clocks.

In the MUX or DeMUX mode of operation, the following receiver's clocks will be selected:

- RX0\_CLK (from DDI0 input) — if M0 or DM0 data are selected as input to the transmitter (all QL↔SL, QL↔DL muxing/demuxing modes and DL↔SL modes for M0/DM0 paths)
- RX2\_CLK (from DDI2 input) — if M1 or DM1 data are selected as input to the transmitter (DL↔SL modes for M1/DM1 paths)

In Bypass Mode, the Tx PLL input clock is taken from the receiver (DDI input) which is connected to the transmitter.

Tx<n> PLL clock selection can be changed through **TX\_REF\_CLK\_SEL** register.

Selection is enabled by

**TX\_REF\_CLK\_CTLR[n]** parameter and a clock source is selected through

**TX<n>\_REF\_CLK\_SEL** parameter.

Additionally an external clock from the pins TX\_PCLK0 and TX\_PCLK1 can be selected as the Tx<n> PLL clock input through the register **TX\_EXT\_REF\_CLK\_SEL**. The external clock is selected through **TX<n>\_EXT\_REF\_CLK\_EN** and the parameter **TX0\_EXT\_REF\_CLK\_SEL** selects between clocks from and TX\_PCLK0 and TX\_PCLK1.

**Note:** The external clock has to be frequency locked to the input data.




Figure 3-6: Tx PLL Input Clock Selection Block

## 3.10 Multiplex Mode

### 3.10.1 Conversion Selection

In MUX mode, conversion modes are illustrated in Figure 3-7.


The conversion mode can be set through the MODE\_SEL[2:0] pins.

The **OPERATING\_MODE\_SEL\_REG** register can also be used to select the conversion mode and override the pin settings. The **MODE\_SEL** parameter is used to set the mode and the **REG\_CTRL\_MODE\_SEL\_EN** parameter is used to enable the pin override.

The mode selection settings are listed in [Table 3-16](#).

**Table 3-16: MUX Mode Up Conversion**

Pins				MUX Mode		Notes (Refer to Figure 3-7)
MUX/DEMUX	MODE_SEL2	MODE_SEL1	MODE_SEL0	Input	Output	
1	1	1	1	QL 3Gb/s	SL 12Gb/s	(a)
1	1	1	0	QL 1.5Gb/s	SL 6Gb/s	(b)
1	1	0	1	QL 6Gb/s	DL 12Gb/s	(c)
1	1	0	0	QL 3Gb/s	DL 6Gb/s	(d)
1	0	1	1	DL 6Gb/s	SL 12Gb/s	(e)
1	0	1	0	DL 3Gb/s	SL 6Gb/s	(f)
1	0	0	1	DL 1.5Gb/s	SL 3Gb/s	(g)
1	0	0	0	RSVD	RSVD	—



**Figure 3-7: Multiplex Conversion Modes**

**Note:**

- In Figure 3-7 e) and f), solid coloured inputs use path M0 and gradient coloured inputs use path M1. See Section 3.10.2 for further details.
- In order to enable DL 1.5Gb/s to SL 3Gb/s conversion, it is required to set additional registers (See Table 3-17).

**Table 3-17: DL 1.5Gb/s to SL 3Gb/s conversion**

Address <sub>n</sub>	Data <sub>n</sub>
16	3
13	1
65	92
64	2D48


### 3.10.2 Multiplexing Paths

The MUX modes will enable one of two paths based on the selected conversion mode.

For quad link inputs the M0 path is used.

For dual link inputs both M0 and M1 can be used based on the application requirement. By default M1 is powered down. To enable the M1 path, the pin SEC\_LINK\_ENABLE should be driven HIGH.

Alternatively, the parameter SEC\_LINK\_REG within the **OPERATING\_MODE\_SEL\_REG** register can be used. The parameter **REG\_CTRL\_SEC\_LINK\_EN** is used to override the pin control and enable the register selection of this feature.



**Figure 3-8: Multiplexing Paths**



### 3.10.3 SMPTE Compatibility

Table 3-18 outlines the conversion mappings that are compatible to the SMPTE UHD standards.

If `PID_MODE` pin is set to '1' the input streams will be multiplexed according to the mappings defined by the SMPTE UHDTV standards. The payload identifiers will be passed to the output unchanged, as received. The Payload ID can be inserted manually, if required.

The Payload ID will not be inserted for the DL 1.5Gb/s to SL 3Gb/s conversion regardless of the `PID_MODE` pin setting. For the DL 1.5Gb/s to SL 3Gb/s conversion, the user needs to manually insert PIDs.

**Table 3-18: MUX Mode SMPTE Compatibility**

MUX Mode		Supported SMPTE Mapping	
Input	Output	Input Mapping	Output Mapping
QL 1.5Gb/s	SL 6Gb/s	ST274 – 30/25/24 FR, progressive	ST2081-10 2160-line Mode 1
DL 3Gb/s	SL 6Gb/s	ST425-3 1080-line Level A Mapping	ST2081-10 1080-line Mode 2
		ST425-3 1080-line Level B DL Mapping	—
		ST425-3 2160-line Mapping	ST2081-10 2160-line Mode 1
QL 3Gb/s	DL 6Gb/s	ST425-5 2160-line Level A Mapping	ST2081-11 2160-line Mode 1
		ST425-5 2160-line Level B Mapping	See Note below
QL 3Gb/s	SL 12Gb/s	ST425-5 2160-line Level A Mapping	ST2082-10 2160-line Mode 1
		ST425-5 2160-line Level B Mapping	See Note below
DL 6Gb/s	SL 12Gb/s	ST2081-11 2160-line Mode 1	ST2082-10 2160-line Mode 1
		ST2081-11 1080-line Mode 2	ST2082-10 1080-line Mode 2
QL 6Gb/s	DL 12Gb/s	ST2081-12 4320-line Mode 1	ST2082-11 4320-line Mode 1
		ST2081-12 2160-line Mode 2	ST2082-11 2160-line Mode 2

**Note:** For QL Level B mapping, the device will not convert input from Level B mapping to a Level A mapping.

QL Level B streams will be multiplexed as DS8-DS4-DS6-DS2-DS7-DS3-DS5-DS1. The SL12G output will not be compatible with a SL12G input that has been mapped per ST2081-11 2160-line Mode 1. A second GS12070 can be used to demultiplex SL12G mapped data streams in QL3G Level B mapping.

### 3.10.4 Lost Input

In MUX mode, if the GS12070 fails to detect LOCK on an input, the primary input is copied to the missing input(s). By default, DDIO is the primary channel. This function is enabled on all inputs.

The `LOST_INPUT_IGNORE_CTRL` register allows for customization of this feature.

---

The primary input to be re-defined, can be configured through the **MO\_PRIM\_CH** parameter for Quad-Link inputs and Dual-Link inputs appearing on DDI1:0]. For Dual-Link inputs appearing on DDI[3:2] this feature is not supported.

The feature can be disabled on a per-input basis through the **IGNORE\_LOST\_INPUT** parameter.

### 3.10.5 Automatic Input Link Ordering

The SMPTE multi-link standards, define the Link numbers within Byte 4 of the SMPTE ST 352M Payload ID.

By default, the GS12070 will associate the Link number with the respective DDI<n> input:

- Input on DDI0 is treated as Link 1
- Input on DDI1 is treated as Link 2
- Input on DDI2 is treated as Link 3
- Input on DDI3 is treated as Link 4

The GS12070 can use the Payload ID to identify the Link number and disassociate the Link number with the DDI<n> inputs and multiplex the Input in the correct SMPTE defined order. To enable this function, the **LINK\_ASGMT** pin must be set to logic HIGH. Alternatively this can be set through the **VI\_ASGMT\_0** register using the **LNK\_ASGMT\_SEL** parameter. The parameter **REG\_CTRL\_LNK\_ASGMT\_SEL\_EN** can be used to override the pin setting.

### 3.10.6 MUX Manual Input Channel Assignment

In cases where the PID is not defined, incorrect, or missing, the input can be manually rearranged into the UHD multiplexer. The virtual interface allows manual reassignment of an input.

Manual input assignment can be enabled through the parameter **MANUAL\_CTRL\_LNK\_ASGMT** parameter in the **VI\_ASGMT\_0** register for M0 and M1 path.

For the M0 path, **VI0\_CH<n>\_SEL** parameter can be used to select which input is assigned to each channel container.

For the M1 path, **VI1\_CH<n>\_SEL** parameter can be used to select which input is assigned to each channel container.




Figure 3-9: Virtual Interface

## 3.11 Demultiplex Mode

### 3.11.1 Conversion Selection








In DeMUX mode, conversion modes are illustrated in Figure 3-10.

The conversion mode can be set through the MODE\_SEL[2:0] pins. The **OPERATING\_MODE\_SEL\_REG** register can also be used to select the conversion mode and override the pin settings. The **MODE\_SEL** parameter is used to set the mode and the **REG\_CTRL\_MODE\_SEL\_EN** parameter is used to enable the pin override.

The mode selection settings are listed in Table 3-19.

**Table 3-19: DeMUX Mode Down Conversion**

MUX/DEMUX	Pins			DeMUX Mode		Notes (Refer to Figure 3-10)
	MODE_SEL2	MODE_SEL1	MODE_SELO	Input	Output	
0	1	1	1	SL 12Gb/s	QL 3Gb/s	(a)
0	1	1	0	SL 6Gb/s	QL 1.5Gb/s	(b)
0	1	0	1	DL 12Gb/s	QL 6Gb/s	(c)
0	1	0	0	DL 6Gb/s	QL 3Gb/s	(d)
0	0	1	1	SL 12Gb/s	DL 6Gb/s	(e)
0	0	1	0	SL 6Gb/s	DL 3Gb/s	(f)
0	0	0	1	SL 3Gb/s	DL 1.5Gb/s	(g)
0	0	0	0	RSVD	RSVD	—



**Figure 3-10: DeMUX Conversion Modes**

**Note:** In Figure 3-10 e) and f), solid coloured inputs use path DM0 and gradient coloured inputs use path DM1. See Section 3.11.2 for further details.


### 3.11.2 Demultiplexing Paths

The DeMUX modes will enable one of two paths based on the selected conversion mode.


For quad link outputs the DM0 path is used.

For dual link outputs both DM0 and DM1 can be used based on the application requirement. By default DM1 is powered down. To enable DM1, the pin SEC\_LINK\_ENABLE should be driven HIGH.

Alternatively, the parameter **SEC\_LINK\_REG** within the **OPERATING\_MODE\_SEL\_REG** register can be used. The parameter **REG\_CTRL\_SEC\_LINK\_EN** is used to override the pin control and enable the register selection of this feature.



**Figure 3-11: Demultiplexing Paths**



**Figure 3-12: DL12G-QL6G Output Link Assignment**

**Note:** Default setting for **SEL\_DM\_DL12\_VIR** is "10" so that output assignment is:

- DDO0 - Link3
- DDO1 - Link4
- DDO2 - Link1
- DDO3 - Link2

Setting register 65<sub>h</sub> (**DM\_DL12\_VIR**) to 55<sub>h</sub> (**SEL\_DM\_DL12\_VIR** to 01) will remap the output order to:

- DDO0 - Link1
- DDO1 - Link2
- DDO2 - Link3
- DDO3 - Link4

### 3.11.3 SMPTE Compatibility

Table 3-20 outlines the conversion mappings that are compatible to the SMPTE UHD standards.

If `PID_MODE` pin is set to '1' the input streams will be demultiplexed according to the mappings defined by the SMPTE UHDTV standards. The payload identifiers will be passed to the output unchanged, as received. The Payload ID can be inserted manually, if required.

**Table 3-20: DeMUX Mode SMPTE Compatibility**

DeMUX Mode		Supported SMPTE Mapping	
Input	Output	Input Mapping	Output Mapping
SL 6Gb/s	QL 1.5Gb/s	ST2081-10 2160-line Mode 1	ST274 – 30/25/24 FR, progressive
SL 6Gb/s	DL 3Gb/s	ST2081-10 1080-line Mode 2	ST425-3 1080-line Level A Mapping
		ST2081-10 2160-line Mode 1	ST425-3 1080-line Level B DL Mapping ST425-3 2160-line Mapping
SL 12Gb/s	DL 6Gb/s	ST2082-10 2160-line Mode 1	ST2081-11 2160-line Mode 1
		ST2082-10 1080-line Mode 2	ST2081-11 1080-line Mode 2
DL 12Gb/s	QL 6Gb/s	ST2082-11 4320-line Mode 1	ST2081-12 4320-line Mode 1
		ST2082-11 2160-line Mode 2	ST2081-12 2160-line Mode 2
		ST-2082-11 2160-line Mode 3	ST2081-12 2160-line Mode 3

### 3.11.4 Lane Delay

In DeMUX mode, the delay between each output channel can be manually adjusted for up to:

- 6.8µs in 6.7ns increments for 3G and 6G outputs
- 13.8µs in 13.47ns increments for HD Outputs

The output delay can be enabled through the **DM0\_DELAY\_EN** register. Each of the delay increment steps can be set through the **DM0\_DELAY\_LINK[3:0]** parameters.

**Note:** When the delay block has been enabled, the latency is increased by two PCLK.

By default, each of the links appear on the respective DDO outputs:

- LINK0 appears on DDO0
- LINK1 appears on DDO1
- LINK2 appears on DDO2
- LINK3 appears on DDO3

**Note:** The **DM0\_delay** block is located before the DeMUX Output Link Assignment block. If the manual output link assignment feature is used together with the lane delay, the link with the added delay will be remapped to the selected DDO.

---

### 3.11.5 DeMUX Output Link Assignment

By default, the SMPTE multilink outputs are mapped as follows:

**Table 3-21: Default Output Assignment of Multilink Standards**

Output	Quad Link Outputs	Dual Link Outputs
DDO0	Link 1	DM0 Link 1
DDO1	Link 2	DM0 Link 2
DDO2	Link 3	DM1 Link 1
DDO3	Link 4	DM1 Link 2



The default output assignment can be custom defined. Manual output link assignment can be enabled through the parameter **REG\_CTRL\_SEL\_DM0\_VIRT** in the **SEL\_DM0\_VIRT** register for DM0 path.

For the DM1 path, the parameter **REG\_CTRL\_SEL\_DM1\_VIRT** in the **SEL\_DM1\_VIRT** register should be used.

For the DM0 path, **SEL\_DM0\_VIRT<n>** parameter can be used to select which link is assigned to each DDO Output.

For the DM1 path, **SEL\_DM1\_VIRT<n>** parameter can be used to select which input is assigned to each DDO Output.





**Figure 3-13: Output Link Assignment Selection**

---

## 3.12 Bypass Mode

In bypass mode the GS12070 automatically bypasses 12Gb/s, 6Gb/s, 3Gb/s, and 1.5Gb/s video data from the input to the output.

The input to output assignment by default:

- DDI0 is assigned to DDO0
- DDI1 is assigned to DDO1
- DDI2 is assigned to DDO2
- DDI3 is assigned to DDO3

If required, any of the inputs can be assigned to any of the output using Output Assignment feature, [Section 3.9.1](#).

**Note:** When the mode of operation is switched from the BYPASS mode to MUX/DeMUX mode and vice versa, the **CORE\_RESET** (register **RESET\_1**, 79<sub>h</sub>) bit has to be toggled. Alternatively, all the  $\overline{\text{ISP}}$  pins can be toggled if there is no GSPI access or if preferred by the user.

### 3.12.1 Input Stream Data Rate Detection

In bypass mode, when the input is 1.5G, 3G, 6G, or 12G, the GS12070 is able to automatically determine each input data rate and reported in **DATA\_RATE\_REPORT** register, in the parameters **DATA\_RATE\_RX<n>**.

The data rate can be set manually through the parameter **REG\_CTRL\_MANUAL\_RATE** in the **MANUAL\_RATE** register.

### 3.12.2 SD Bypass Mode

The device is capable of passing through signals serialized as per SMPTE 259 at 270Mb/s rate in SD Bypass mode only. SD Bypass mode is manually selectable on a per-channel basis and only available when BYPASS is set HIGH.

The SD\_BYPASS pin can be overwritten via the controls found in the **SD\_BYPASS\_SEL\_REG** register.

When in the SD bypass mode, input data is oversampled. The default oversampling data rate is 3Gb/s. The oversampling introduces periodic jitter, with the p-p value proportional to the oversampling rate. The jitter can be reduced by increasing the oversampling rate to 6Gb/s. The oversampling rate can be set to 6Gb/s by setting **SD\_BYPASS\_RATE\_6G\_3Gb**, parameter, register **SD\_BYPASS\_SEL\_REG** to 1.

### 3.12.3 PRBS Data Bypass

In the data rate detection process, the data rate detection block searches for TRS data words in the input data stream. Hence, the GS12070 is able to automatically determine input data rate only if the input is SDI video. If the input is PRBS data, the GS12070 data rate has to be set manually to pass data.

---

In order to pass PRBS data, the following GS12070 registers need to be set:

- address = 6<sub>h</sub> (**MANUAL\_RATE**) data = depends on the data rate (should always be written first)
  - ♦ The register **MANUAL\_RATE** should be set as the following for the different data rates:
    - ♦ 12G - FFF<sub>h</sub>
    - ♦ 6G - AAF<sub>h</sub>
    - ♦ 3G - 55F<sub>h</sub>
    - ♦ HD - F<sub>h</sub>
- address = 3<sub>h</sub> (**INPUT\_LOCK\_REG**) data = FF0<sub>h</sub> - Input lock overwrite
- address = A<sub>h</sub> (**DDO\_IDLE**) data = F00<sub>h</sub> - Tx power down overwrite
- address = 8<sub>h</sub> (**RSVD**) data = F0<sub>h</sub> - Set internal ready signal HIGH (should always be written last)

## 3.13 Payload ID Handling

The GS12070 will automatically detect and replace the appropriate PID based on the selected mode. PID handling can be disabled through the  $\overline{\text{PID\_MODE}}$  Pin or the PID\_MODE parameter in the **OPERATING\_MODE\_SEL\_REG** register.

**Note:** Register control of the **MUX\_DEMUX**, **PID\_MODE** and **BYPASS** are grouped. All three functions must either be Register controlled or pin controlled.

**Note:** PID handling is not available when the device is in the bypass mode.

### 3.13.1 Detection of Payload ID

If a Payload ID is detected in the incoming video input, it can be read through the CSR. Based on the input format, [Table 3-22](#) through [Table 3-25](#) describe the registers where the Payload ID is stored.

**Table 3-22: DeMUX Mode DM0 Payload ID Detected Registers**

Input	Register	SL12→QL3	SL6→QLHD	DL12→QL6	SL12→DL6	DL6→QL3	SL6→DL3	SL6→DLHD
DDI0	PID_DET_CH0A_DS1_*	DDI0_DS1	DDI0_DS1	DDI0_DS1	DDI0_DS1	DDI0_DS1	DDI0_DS1	NA
	PID_DET_CH0A_DS2_*	DDI0_DS5	DDI0_DS3	DDI0_DS5	DDI0_DS5	DDI0_DS3	DDI0_DS3	NA
	PID_DET_CH0B_DS1_*	DDI0_DS3	DDI0_DS2	DDI0_DS3	DDI0_DS3	DDI0_DS2	DDI0_DS2	DDI0_DS1
	PID_DET_CH0B_DS2_*	DDI0_DS7	DDI0_DS4	DDI0_DS7	DDI0_DS7	DDI0_DS4	DDI0_DS4	DDI0_DS2
DDI1	PID_DET_CH1A_DS1_*	DDI0_DS2	NA	DDI0_DS2	DDI0_DS2	NA	NA	NA
	PID_DET_CH1A_DS2_*	DDI0_DS6	NA	DDI0_DS6	DDI0_DS6	NA	NA	NA
	PID_DET_CH1B_DS1_*	DDI0_DS4	NA	DDI0_DS4	DDI0_DS4	NA	NA	NA
	PID_DET_CH1B_DS2_*	DDI0_DS8	NA	DDI0_DS8	DDI0_DS8	NA	NA	NA
DDI2	PID_DET_CH2A_DS1_*	NA	NA	DDI2_DS1	NA	DDI2_DS1	NA	NA
	PID_DET_CH2A_DS2_*	NA	NA	DDI2_DS5	NA	DDI2_DS3	NA	NA
	PID_DET_CH2B_DS1_*	NA	NA	DDI2_DS3	NA	DDI2_DS2	NA	NA
	PID_DET_CH2B_DS2_*	NA	NA	DDI2_DS7	NA	DDI2_DS4	NA	NA
DDI3	PID_DET_CH3A_DS1_*	NA	NA	DDI2_DS2	NA	NA	NA	NA
	PID_DET_CH3A_DS2_*	NA	NA	DDI2_DS6	NA	NA	NA	NA
	PID_DET_CH3B_DS1_*	NA	NA	DDI2_DS4	NA	NA	NA	NA
	PID_DET_CH3B_DS2_*	NA	NA	DDI2_DS8	NA	NA	NA	NA

**Table 3-23: DeMUX Mode DM1 Payload ID Detected Registers**

Input	Register	SL12→QL3	SL6→DL3
DDI2	PID_DET_CH2A_DS1_*	DDI2_DS1	DDI2_DS1
	PID_DET_CH2A_DS2_*	DDI2_DS5	DDI2_DS3
	PID_DET_CH2B_DS1_*	DDI2_DS3	DDI2_DS2
	PID_DET_CH2B_DS2_*	DDI2_DS7	DDI2_DS4
DDI3	PID_DET_CH3A_DS1_*	DDI2_DS2	NA
	PID_DET_CH3A_DS2_*	DDI2_DS6	NA
	PID_DET_CH3B_DS1_*	DDI2_DS4	NA
	PID_DET_CH3B_DS2_*	DDI2_DS8	NA

**Table 3-24: MUX Mode M0 Payload ID Detected Registers**

Input	Register	QL3→SL12	QLHD→SL6	QL6→DL12	DL6→SL12	QL3→DL6	DL3→SL6	DLHD→SL3
DDI0	PID_DET_CH0A_DS1_*	DDI0_DS1	DDI0_DS1	DDI0_DS1	DDI0_DS1	DDI0_DS1	DDI0_DS1	DDI0_DS1
	PID_DET_CH0A_DS2_*	DDI0_DS2	NA	DDI0_DS3	DDI0_DS3	DDI0_DS1	DDI0_DS1	NA
	PID_DET_CH0B_DS1_*	NA	NA	DDI0_DS2	DDI0_DS2	NA	NA	NA
	PID_DET_CH0B_DS2_*	NA	NA	DDI0_DS4	DDI0_DS4	NA	NA	NA
DDI1	PID_DET_CH1A_DS1_*	DDI1_DS1	DDI1_DS1	DDI1_DS1	DDI1_DS1	DDI1_DS1	DDI1_DS1	DDI1_DS1
	PID_DET_CH1A_DS2_*	DDI1_DS2	NA	DDI1_DS3	DDI1_DS3	DDI1_DS2	DDI1_DS2	NA
	PID_DET_CH1B_DS1_*	NA	NA	DDI1_DS2	DDI1_DS2	NA	NA	NA
	PID_DET_CH1B_DS2_*	NA	NA	DDI1_DS4	DDI1_DS4	NA	NA	NA
DDI2	PID_DET_CH2A_DS1_*	DDI2_DS1	DDI2_DS1	DDI2_DS1	NA	DDI2_DS1	NA	NA
	PID_DET_CH2A_DS2_*	DDI2_DS2	NA	DDI2_DS3	NA	DDI2_DS2	NA	NA
	PID_DET_CH2B_DS1_*	NA	NA	DDI2_DS2	NA	NA	NA	NA
	PID_DET_CH2B_DS2_*	NA	NA	DDI2_DS4	NA	NA	NA	NA
DDI3	PID_DET_CH3A_DS1_*	DDI3_DS1	DDI3_DS1	DDI3_DS1	NA	DDI3_DS1	NA	NA
	PID_DET_CH3A_DS2_*	DDI3_DS2	NA	DDI3_DS3	NA	DDI3_DS2	NA	NA
	PID_DET_CH3B_DS1_*	NA	NA	DDI3_DS2	NA	NA	NA	NA
	PID_DET_CH3B_DS2_*	NA	NA	DDI3_DS4	NA	NA	NA	NA

**Table 3-25: MUX Mode M1 Payload ID Detected Registers**

Input	Register	DL6→SL12	DL3→SL6
DDI2	PID_DET_CH2A_DS1_*	DDI2_DS1	DDI2_DS1
	PID_DET_CH2A_DS2_*	DDI2_DS3	DDI2_DS2
	PID_DET_CH2B_DS1_*	DDI2_DS2	NA
	PID_DET_CH2B_DS2_*	DDI2_DS4	NA
DDI3	PID_DET_CH3A_DS1_*	DDI3_DS1	DDI3_DS1
	PID_DET_CH3A_DS2_*	DDI3_DS3	DDI3_DS2
	PID_DET_CH3B_DS1_*	DDI3_DS2	NA
	PID_DET_CH3B_DS2_*	DDI3_DS4	NA

---

### 3.13.2 Automatic Insertion of Payload ID

Automatic insertion of SMPTE ST 352 Payload ID by the GS12070 involves the replacement of PID Byte 1 and modification of the Link number bits in PID Byte 4.

The structure of the inserted Payload ID is shown in [Table 3-26](#) for DeMUX mode and [Table 3-27](#) for MUX mode.

If the detected Payload ID (Byte 1) is valid for the selected conversion mode, the GS12070 will replace the outgoing Payload ID with the appropriate value.

If the detected Payload ID does not match the expected value for the selected conversion mode or if it is missing, the GS12070 will insert a default Payload ID value.

The Payload ID will be inserted in every data stream of the Virtual Interface. If the data stream carries a full 4:2:2 sub image with multiplexed Luma (Y) and Chroma (C) data, the payload ID will be inserted in the Y channel only. The Payload ID will be inserted once per frame in the Line 10, immediately following an EAV word sequence as defined in ST352, ST2082-10(11 and 12), ST2081-10 (and 11) and ST425-5.

If there are any other data already in the ancillary space in the Line 10 immediately after the last EAV word (CRC1), they will be overwritten by the Payload ID words. In such a case, the user can select one of manual PID insertion modes, e.g. Manual-Fast Mode with DS Selection or Full Manual Mode, see [Section 3.13.3](#).

**Table 3-26: DeMUX Mode PID Auto Replacement Definition**

Mode	Input	Output	PID Byte 1 detected	PID inserted			
				BYTE1	BYTE2	BYTE3	BYTE4
SL12→QL3	2160 Mode 1	2160 Level A	CE <sub>h</sub>	97 <sub>h</sub>	BYTE2_DET	BYTE3_DET	LINK#&0& BYTE4_DET[4:0]
			All others	97 <sub>h</sub>	C0 <sub>h</sub>	80 <sub>h</sub>	LINK#&000001
SL6→QL1.5	2160 Mode 1	1080 30/29.94	C0 <sub>h</sub>	85 <sub>h</sub>	BYTE2_DET	0 & BYTE3_DET[6:7] & BYTE3_DET[3:0]	010&BYTE4_DET[4:0]
			All others	85 <sub>h</sub>	C0 <sub>h</sub>	80 <sub>h</sub>	41 <sub>h</sub>
DL12→QL6	4320 Mode 1	4320 Mode 1	D0 <sub>h</sub>	C4 <sub>h</sub>	BYTE2_DET	BYTE3_DET	0&LINK#& BYTE4_DET[4:0]
	2160 Mode 2	2160 Mode 2	D1 <sub>h</sub>	C5 <sub>h</sub>	BYTE2_DET	BYTE3_DET	0&LINK#& BYTE4_DET[4:0]
			All others	C4 <sub>h</sub> (data interleaved) or C5 <sub>h</sub>	C0 <sub>h</sub>	80 <sub>h</sub>	0&LINK#&00001
SL12→DL6	2160 Mode 1	2160 Mode 1	CE <sub>h</sub>	C2 <sub>h</sub>	BYTE2_DET	BYTE3_DET	0&LINK#& BYTE4_DET[4:0]
	1080 Mode 2	1080 Mode 2	CF <sub>h</sub>	C3 <sub>h</sub>	BYTE2_DET	BYTE3_DET	0&LINK#& BYTE4_DET[4:0]
			All others	C2 <sub>h</sub>	C0 <sub>h</sub>	80 <sub>h</sub>	0&LINK#&00001
DL6→QL3	2160 Mode 1	2160 Level A	C2 <sub>h</sub>	97 <sub>h</sub>	BYTE2_DET	BYTE3_DET	LINK#&0& BYTE4_DET[4:0]
			All others	97 <sub>h</sub>	C0 <sub>h</sub>	80 <sub>h</sub>	LINK#&000001
SL6→DL3	2160 Mode 1	2160 on DL 3G	C0 <sub>h</sub>	96 <sub>h</sub>	BYTE2_DET	BYTE3_DET[5:7] & BYTE3_DET[4:0]	LINK#&0& BYTE4_DET[4:0]
	1080 Mode 2	1080 Level A	C1 <sub>h</sub>	94 <sub>h</sub>	BYTE2_DET	BYTE3_DET[7:6] & 00 & BYTE3_DET[3:0]	LINK#&0& BYTE4_DET[4:0]
			All others	96 <sub>h</sub> (data interleaved) or 94 <sub>h</sub>	C0 <sub>h</sub>	80 <sub>h</sub>	LINK#&000001
SL3→DI1.5	No PID insertion. User should manually insert PIDs if needed						

**Table 3-27: MUX Mode PID Auto Replacement Definition**

Mode	Input	Output	PID Byte 1 detected	PID inserted			
				BYTE1	BYTE2	BYTE3	BYTE4
QL3→SL12	2160 Level A	2160 Mode 1	97 <sub>h</sub>	CE <sub>h</sub>	BYTE2_DET	BYTE3_DET	000 & BYTE4_DET[4:0]
			All others	CE <sub>h</sub>	C0 <sub>h</sub>	B0 <sub>h</sub>	01 <sub>h</sub>
QL1.5→SL6	1080 30/29.94	2160 Mode 1	85 <sub>h</sub>	C0 <sub>h</sub>	IN_BYTE2	BYTE3_DET[5:6] & 11 & BYTE3_DET[3:0]	000 & BYTE4_DET[4:0]
			All others	C0 <sub>h</sub>	C0 <sub>h</sub>	B0 <sub>h</sub>	01 <sub>h</sub>
QL6→DL12	4320 Mode 1	4320 Mode 1	C4 <sub>h</sub>	D0 <sub>h</sub>	BYTE2_DET	BYTE3_DET	0&LINK# & BYTE4_DET[4:0]
	2160 Mode 2	2160 Mode 2	C5 <sub>h</sub>	D1 <sub>h</sub>	BYTE2_DET	BYTE3_DET	0&LINK# & BYTE4_DET[4:0]
			All others	D0 <sub>h</sub> (data interleaved) or D1 <sub>h</sub>	C0 <sub>h</sub>	80 <sub>h</sub>	0&LINK# & 00001
DL6→SL12	2160 Mode 1	2160 Mode 1	C2 <sub>h</sub>	CE <sub>h</sub>	BYTE2_DET	BYTE3_DET	000 & BYTE4_DET[4:0]
	1080 Mode 2	1080 Mode 2	C3 <sub>h</sub>	CF <sub>h</sub>	BYTE2_DET	BYTE3_DET	000 & BYTE4_DET[4:0]
			All others	CE <sub>h</sub>	C0 <sub>h</sub>	B0 <sub>h</sub>	01 <sub>h</sub>
QL3→DL6	2160 Level A	2160 Mode 1	97 <sub>h</sub>	C2 <sub>h</sub>	BYTE2_DET	BYTE3_DET	0&LINK# & BYTE4_DET[4:0]
			All others	C2 <sub>h</sub>	C0 <sub>h</sub>	B0 <sub>h</sub>	0&LINK# & 00001
DL3→SL6	2160 on DL 3G	2160 Mode 1	96 <sub>h</sub>	C0 <sub>h</sub>	BYTE2_DET	BYTE3_DET[5:7] & BYTE3_DET[4:0]	000 & BYTE4_DET[4:0]
	1080 Level A	1080 Mode 2	94 <sub>h</sub>	C1 <sub>h</sub>	BYTE2_DET	BYTE3_DET	000 & BYTE4_DET[4:0]
			All others	C0 <sub>h</sub> (data interleaved) or C1 <sub>h</sub>	C0 <sub>h</sub>	B0 <sub>h</sub>	01 <sub>h</sub>
DL1.5→SL3	No PID insertion. User should manually insert PIDs if needed						



### 3.13.3 Manual Insertion of Payload ID

Payload ID values can be inserted manually through the **PID\_INS <n>** registers.

In addition, specific bytes of Payload ID can be masked so they are not overwritten. The bytes to be masked are defined within the **PID\_BYTE\_OVERRIDE** parameter in the **PID\_PROGRAM\_CTRL** register.

For convenience, there are three methods in which this can be accomplished.

[Table 3-28](#) shows the register settings for these three modes of operation.

**Table 3-28: PID Insertion Mode**

	PID_PROGRAM_CTRL Register	
	PID_WR_FAST_MODE bit	PID_OVERRIDE bit
Automatic PID Insertion	0	0
Manual-Fast Mode	1	0
Manual-Fast Mode with DS Selection	1	1
Full Manual Mode	0	1

In Fast Mode, one Payload ID is defined and inserted in all of the outgoing data streams. The PID values to be inserted must be written to the **PID\_INS\_CH0A\_DS1\_BYTE\_1\_2** and **PID\_INS\_CH0A\_DS1\_BYTE\_3\_4**.

In Fast Mode with Data Stream Selection, one Payload ID is defined and inserted in all of the outgoing data streams. The data stream in which the PID is to be inserted is defined by the **PID\_PROGRAM\_STREAM\_MASK** register.

In Full Manual Mode Payload ID for each stream must be set, according to stream mapping defined in [Table 3-29](#) to [Table 3-32](#).

The data stream in which the PID is to be inserted is defined by the **PID\_PROGRAM\_STREAM\_MASK** registers.

[Table 3-29](#) to [Table 3-32](#) define the PID insertion registers for all streams and operating modes.

- [Table 3-29: DeMUX Mode DM0 Payload ID Insertion Registers](#)
- [Table 3-30: DeMUX Mode DM1 Payload ID Insertion Registers](#)
- [Table 3-31: MUX Mode M0 Payload ID Insertion Registers](#)
- [Table 3-32: MUX Mode M1 Payload ID Insertion Registers](#)

**Table 3-29: DeMUX Mode DM0 Payload ID Insertion Registers**

Register	SL→QL3	SL6→QL1.5	DL12→QL6	SL12→DL6	DL6→QL3	SL6→DL3	SL3→DL1.5
PID_INS_CH0A_DS1_*	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1
PID_INS_CH0A_DS2_*	DDO2_DS1	DDO2_DS1	DDO1_DS1	DDO1_DS1	DDO1_DS1	DDO1_DS1	DDO1_DS1
PID_INS_CH0B_DS1_*	DDO1_DS1	DDO1_DS1	DDO0_DS3	DDO0_DS3	DDO0_DS2	DDO0_DS2	DDO0_DS2
PID_INS_CH0B_DS2_*	DDO3_DS1	DDO3_DS1	DDO1_DS3	DDO1_DS3	DDO1_DS2	DDO1_DS2	DDO1_DS2
PID_INS_CH1A_DS1_*	DDO0_DS2	NA	DDO0_DS2	DDO0_DS2	NA	NA	NA
PID_INS_CH1A_DS2_*	DDO2_DS2	NA	DDO1_DS2	DDO1_DS2	NA	NA	NA
PID_INS_CH1B_DS1_*	DDO1_DS2	NA	DDO0_DS4	DDO0_DS4	NA	NA	NA
PID_INS_CH1B_DS2_*	DDO3_DS2	NA	DDO1_DS4	DDO1_DS4	NA	NA	NA
PID_INS_CH2A_DS1_*	NA	NA	DDO2_DS1	NA	DDO2_DS1	NA	NA
PID_INS_CH2A_DS2_*	NA	NA	DDO3_DS1	NA	DDO3_DS1	NA	NA
PID_INS_CH2B_DS1_*	NA	NA	DDO2_DS3	NA	DDO2_DS2	NA	NA
PID_INS_CH2B_DS2_*	NA	NA	DDO3_DS3	NA	DDO3_DS2	NA	NA
PID_INS_CH3A_DS1_*	NA	NA	DDO2_DS2	NA	NA	NA	NA
PID_INS_CH3A_DS2_*	NA	NA	DDO3_DS2	NA	NA	NA	NA
PID_INS_CH3B_DS1_*	NA	NA	DDO2_DS4	NA	NA	NA	NA
PID_INS_CH3B_DS2_*	NA	NA	DDO3_DS4	NA	NA	NA	NA

**Table 3-30: DeMUX Mode DM1 Payload ID Insertion Registers**

Register	SL12→DL6	SL6→DL3
PID_INS_CH2A_DS1_*	DDO2_DS1	DDO2_DS1
PID_INS_CH2A_DS2_*	DDO3_DS1	DDO3_DS1
PID_INS_CH2B_DS1_*	DDO2_DS3	DDO2_DS2
PID_INS_CH2B_DS2_*	DDO3_DS3	DDO3_DS2
PID_INS_CH3A_DS1_*	DDO2_DS2	NA
PID_INS_CH3A_DS2_*	DDO3_DS2	NA
PID_INS_CH3B_DS1_*	DDO2_DS4	NA
PID_INS_CH3B_DS2_*	DDO3_DS4	NA

**Table 3-31: MUX Mode M0 Payload ID Insertion Registers**

Register	QL3→SL12	QL1.5→SL6	QL6→DL12	DL6→SL12	QL3→DL6	DL3→SL6	DL1.5→SL3
PID_INS_CH0A_DS1_*	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1	DDO0_DS1
PID_INS_CH0A_DS2_*	DDO0_DS2	NA	DDO0_DS3	DDO0_DS3	DDO0_DS2	DDO0_DS2	NA
PID_INS_CH0B_DS1_*	NA	NA	DDO0_DS2	DDO0_DS2	NA	NA	NA
PID_INS_CH0B_DS2_*	NA	NA	DDO0_DS4	DDO0_DS4	NA	NA	NA
PID_INS_CH1A_DS1_*	DDO0_DS3	DDO0_DS2	DDO0_DS5	DDO0_DS5	DDO0_DS3	DDO0_DS3	DDO0_DS2
PID_INS_CH1A_DS2_*	DDO0_DS4	NA	DDO0_DS7	DDO0_DS7	DDO0_DS4	DDO0_DS4	NA
PID_INS_CH1B_DS1_*	NA	NA	DDO0_DS6	DDO0_DS6	NA	NA	NA
PID_INS_CH1B_DS2_*	NA	NA	DDO0_DS8	DDO0_DS8	NA	NA	NA
PID_INS_CH2A_DS1_*	DDO0_DS5	DDO0_DS3	DDO2_DS1	NA	DDO2_DS1	NA	NA
PID_INS_CH2A_DS2_*	DDO0_DS6	NA	DDO2_DS3	NA	DDO2_DS2	NA	NA
PID_INS_CH2B_DS1_*	NA	NA	DDO2_DS2	NA	NA	NA	NA
PID_INS_CH2B_DS2_*	NA	NA	DDO2_DS4	NA	NA	NA	NA
PID_INS_CH3A_DS1_*	DDO0_DS7	DDO0_DS4	DDO2_DS5	NA	DDO2_DS3	NA	NA
PID_INS_CH3A_DS2_*	DDO0_DS8	NA	DDO2_DS7	NA	DDO2_DS4	NA	NA
PID_INS_CH3B_DS1_*	NA	NA	DDO2_DS6	NA	NA	NA	NA
PID_INS_CH3B_DS2_*	NA	NA	DDO2_DS8	NA	NA	NA	NA

**Table 3-32: MUX Mode M1 Payload ID Insertion Registers**

Register	DL6→SL12	DL3→SL6
PID_INS_CH2A_DS1_*	DDO2_DS1	DDO2_DS1
PID_INS_CH2A_DS2_*	DDO2_DS3	DDO2_DS2
PID_INS_CH2B_DS1_*	DDO2_DS2	NA
PID_INS_CH2B_DS2_*	DDO2_DS4	NA
PID_INS_CH3A_DS1_*	DDO2_DS5	DDO2_DS3
PID_INS_CH3A_DS2_*	DDO2_DS7	DDO2_DS4
PID_INS_CH3B_DS1_*	DDO2_DS6	NA
PID_INS_CH3B_DS2_*	DDO2_DS8	NA

## 3.14 Embedded Video Pattern Generator

GS12070 contains a video pattern generator (PG) capable of generating various 4K video patterns on DL6G and 12GUHD interfaces for video system debug, design bring up, and optimization. The PG does not utilize any shaping (rise and fall times) for individual bars or for custom patterns.





PG can be enabled via **OPERATING\_MODE\_SEL\_REG** register, address 0001<sub>h</sub>, by setting bits 13 to 12 to "01" (parameters **PG\_REF\_INT\_EXTB** and **SEL\_PG**). The device must then be set to MUX operating mode, and the gearbox mode should be set to desired output standard (ie. QL3G→SL12G, QL3G→DL6G or QL1.5→SL6G).

Timing signals used to generate patterns are extracted from a video stream via DDI0. A valid SDI signal must be connected to the DDI0 input and its data rate must match the input data rate of the selected gearbox mode (ie. 3G input for QL3G→SL12G mode).










The default pattern after reset or power up is Colour Bars 75%, but there are additional patterns that can be selected through register 3000<sub>h</sub>: Colour Bars 100%, several flat field patterns, Luma/Chroma ramp, and custom pattern mode. Predefined patterns are listed in [Table 3-33: Predefined Pattern Selection](#).

For more information on Pattern Generator, please refer to the "Generating Video Patterns with GS12070 UHD-SDI Gearbox Application Note" (PDS-061505).



**Table 3-33: Predefined Pattern Selection**

PG_PATTERN_SEL	Pattern	Visual Representation
0000	Colour bars 70%	
0001	Colour bars 100%	
0010	Checkfield	
0011	Luma/Chroma (Y/C) ramp	

**Table 3-33: Predefined Pattern Selection (Continued)**

PG_PATTERN_SEL	Pattern	Visual Representation
0100	EQ test signal	
0101	PLL test signal	
0110	Custom	
0111	Reserved	
1000	White	
1001	Yellow	
1010	Cyan	
1011	Green	
1100	Magenta	
1101	Red	

**Table 3-33: Predefined Pattern Selection (Continued)**

PG_PATTERN_SEL	Pattern	Visual Representation
1110	Blue	
1111	Black	

## 3.15 GSPI Host Interface

The GS12070 is configured via the Gennum Serial Peripheral Interface (GSPI).

The GSPI host interface is comprised of a serial data input signal (SDIN pin), serial data output signal (SDOUT pin), an active-LOW chip select ( $\overline{CS}$  pin) and a burst clock (SCLK pin).

The GS12070 is a slave device, so the SCLK, SDIN and  $\overline{CS}$  signals must be sourced by the application host processor.

All read and write access to the device is initiated and terminated by the application host processor.

### 3.15.1 $\overline{CS}$ Pin

The Chip Select pin ( $\overline{CS}$ ) is an active-LOW signal provided by the host processor to the GS12070.

The HIGH-to-LOW transition of this pin marks the start of serial communication to the GS12070.

The LOW-to-HIGH transition of this pin marks the end of serial communication to the GS12070.

Each device may use its own separate Chip Select signal from the host processor or up to 32 devices may be connected to a single Chip Select when making use of the Unit Address feature.

Only those devices whose Unit Address matches the UNIT ADDRESS in GSPI Command Word 1 will respond to communication from the host processor (unless the B'CAST ALL bit in GSPI Command Word 1 is set to 1).

---

### 3.15.2 SDIN Pin

The SDIN pin is the GSPI serial data input pin of the GS12070.

The 32-bit Command and 16-bit Data Words from the host processor or from the SDO $\overline{U}$ T pin of other devices are shifted into the device on the rising edge of SCLK when the  $\overline{CS}$  pin is LOW.

### 3.15.3 SDO $\overline{U}$ T Pin

The SDO $\overline{U}$ T pin is the GSPI serial data output of the GS12070.

All data transfers out of the GS12070 to the host processor or to the SDIN pin of other connected devices occur from this pin.

By default at power up or after system reset, the SDO $\overline{U}$ T pin provides a non-clocked path directly from the SDIN pin, regardless of the  $\overline{CS}$  pin state, except during the GSPI Data Word portion for read operations from the device. This allows multiple devices to be connected in Loop-Through configuration.

For read operations, the SDO $\overline{U}$ T pin is used to output data read from an internal Configuration and Status Register (CSR) when  $\overline{CS}$  is LOW. Data is shifted out of the device on the falling edge of SCLK, so that it can be read by the host processor or other downstream connected device on the subsequent SCLK rising edge.

#### 3.15.3.1 GSPI Link Disable Operation


It is possible to disable the direct SDIN to SDO $\overline{U}$ T (Loop-Through) connection by writing a value of 1 to the **GSPI\_LINK\_DISABLE** bit in **HOST\_CONFIG**. When disabled, any data appearing at the SDIN pin will not appear at the SDO $\overline{U}$ T pin and the SDO $\overline{U}$ T pin is HIGH.

**Note:** Disabling the Loop-Through operation is temporarily required when initializing the Unit Address for up to 32 connected devices.

The time required to enable/disable the Loop-Through operation from assertion of the register bit is less than the GSPI configuration command delay as defined by the parameter  $t_{cmd\_GSPI\_config}$  (4 SCLK cycles).

**Table 3-34: GSPI\_LINK\_DISABLE Bit Operation**

Bit State	Description
0	SDIN pin is looped through to the SDO $\overline{U}$ T pin
1	Data appearing at SDIN does not appear at SDO $\overline{U}$ T, and SDO $\overline{U}$ T pin is HIGH.



**Figure 3-14: GSPI\_LINK\_DISABLE Operation**


### 3.15.3.2 GSPI Bus-Through Operation

Using GSPI Bus-Through operation, the GS12070 can share a common PCB trace with other GSPI devices for SDOOUT output.

When configured for Bus-Through operation, by setting **GSPI\_BUS\_THROUGH\_ENABLE** bit to 1, the SDOOUT pin will be high-impedance when the  $\overline{CS}$  pin is HIGH.

When the  $\overline{CS}$  pin is LOW, the SDOOUT pin will be driven and will follow regular read and write operation as described in [Section 3.15.3](#).

Multiple chains of GS12070 devices can share a single SDOOUT bus connection to host by configuring the devices for Bus-Through operation. In such configuration, each chain requires a separate Chip Select ( $\overline{CS}$ ).



**Figure 3-15: GSPI\_BUS\_THROUGH\_ENABLE Operation**

### 3.15.4 SCLK Pin

The SCLK pin is the GSPI serial data shift clock input to the device, and must be provided by the host processor.

Serial data is clocked into the GS12070 SDIN pin on the rising edge of SCLK. Serial data is clocked out of the device from the SDOOUT pin on the falling edge of SCLK (read operation). SCLK is ignored when  $\overline{CS}$  is HIGH.

The maximum interface clock rate is 27MHz.



---

### 3.15.5 Command Word 1 Description

All GSPI accesses are a minimum of 48 bits in length (two 16-bit Command Words followed by a 16-bit Data Word) and the start of each access is indicated by the HIGH-to-LOW transition of the chip select ( $\overline{CS}$ ) pin of the GS12070.

The format of the Command Words and Data Word are shown in [Figure 3-16](#).

Data received immediately following this HIGH-to-LOW transition will be interpreted as a new Command Word.

#### 3.15.5.1 $R/\overline{W}$ bit—B15 Command Word 1

This bit indicates a read or write operation.

When  $R/\overline{W}$  is set to 1, a read operation is indicated, and data is read from the register specified by the ADDRESS field of the Command Word.

When  $R/\overline{W}$  is set to 0, a write operation is indicated, and data is written to the register specified by the ADDRESS field of the Command Word.

#### 3.15.5.2 B'CAST ALL—B14 Command Word 1

This bit is used in write operations to configure all devices connected in Loop-Through and Bus-Through configuration with a single command.

When B'CAST ALL is set to 1, the following Data Word is written to the register specified by the ADDRESS field of the Command Words, regardless of the setting of the UNIT ADDRESS(es).

When B'CAST ALL is set to 0, a normal write operation is indicated. Only those devices that have a Unit Address matching the UNIT ADDRESS field of Command Word 1 write the Data Word to the register specified by the ADDRESS field of the Command Words.

#### 3.15.5.3 EMEM—B13 Command Word 1

The EMEM bit must be set to 1 in Command Word 1. When EMEM is set to 1, a 23-bit address split between Command Word 1 and Command Word 2 is used to access the registers in this device.

#### 3.15.5.4 AUTOINC—B12 Command Word 1

Auto Increment is not supported. The AUTOINC must be set to 0.

### 3.15.5.5 UNIT ADDRESS—B11:B7 Command Word 1


The 5 bits of the UNIT ADDRESS field of the Command Word are used to select one of 32 devices connected on a single chip select in Loop-Through or Bus-Through configurations.

Read and write accesses are only accepted if the UNIT ADDRESS field matches the programmed DEVICE\_UNIT\_ADDRESS in HOST\_CONFIG.


By default at power-up or after a device reset, the DEVICE\_UNIT\_ADDRESS is set to 00<sub>h</sub>.

### 3.15.5.6 ADDRESS—B6:B0 Command Word 1 and B15:B0 Command Word 2

The Command and Data Word formats are shown in Figure 3-16 and Figure 3-17 below.



**Figure 3-16: Command and Data Word Format**



**Figure 3-17: Command Word 1 and Command Word 2 Details**

### 3.15.6 GSPI Transaction Timing




Figure 3-18: GSPI External Interface Timing

**Table 3-35: GSPI Timing Parameters**

Parameter	Symbol	Equivalent SCLK Cycles	Min	Typ	Max	Units
$\overline{CS}$ LOW Before SCLK Rising Edge	$t_0$	—	1.8	—	—	ns
SCLK Frequency		—	—	—	20	MHz
SCLK Period	$t_1$	—	50	—	—	ns
SCLK Duty Cycle	$t_2$	—	40	50	60	%
Input Data Setup Time	$t_3$	—	2	—	—	ns
SCLK Idle Time – Write	$t_4$	1	50	—	—	ns
SCLK Idle Time – Read	$t_5$	4	162	—	—	ns
Inter-Command Delay Time	$t_{cmd}$	3	120	—	—	ns
Inter-Command Delay Time (after GSPI configuration write)	$t_{cmd\_GSPI\_conf}^2$	4	162	—	—	ns
SDOUT After SCLK Falling Edge	$t_6$	—	2	—	8	ns
CS HIGH After Final SCLK Falling Edge	$t_7$	—	0	—	—	ns
Input Data Hold Time	$t_8$	—	1	—	—	ns
$\overline{CS}$ HIGH Time	$t_9$	—	75	—	—	ns
SDIN to SDOUT Combinatorial Delay	—	—	—	—	7.5	ns
Max chips daisy-chained at max SCLK frequency (20 MHz)	When host clocks in SDOUT data on rising edge of SCLK		—	—	1	# of compatible Semtech devices
Max frequency for 16 daisy-chained devices			—	—	2	MHz
Max chips daisy-chained at max SCLK frequency (20 MHz)	When host clocks in SDOUT data on falling edge of SCLK		—	—	4	# of compatible Semtech devices
Max frequency for 16 daisy-chained devices			—	—	2	MHz

**Note:**

- Parameter is exactly multiple of SCLK periods and scales proportionally.
- $t_{cmd\_GSPI\_conf}$  inter-command delay must be used whenever modifying HOST\_CONFIG register at address 0x00.


### 3.15.7 Single Read/Write Access

Single read/write access timing for the GSPI interface is shown in Figure 3-19 to Figure 3-23.


When performing a single read or write access, one Data Word is read from/written to the device per access. Each access is a minimum of 48-bits long, consisting of two Command Words and a single Data Word. The read or write cycle begins with a HIGH-to-LOW transition of the  $\overline{CS}$  pin. The read or write access is terminated by a LOW-to-HIGH transition of the  $\overline{CS}$  pin.

The maximum interface clock rate is 20MHz and the inter-command delay time indicated in the figures as  $t_{cmd}$ , is a minimum of 3 SCLK clock cycles. After modifying values in HOST\_CONFIG, the inter-command delay time,  $t_{cmd\_GSPI\_config}$ , is a minimum of 4 SCLK clock cycles.


For read access, the time from the last bit of Command Word 2 to the start of the data output, as defined by  $t_5$ , corresponds to no less than 4 SCLK clock cycles at 20MHz.




**Figure 3-19: GSPI Write Timing—Single Write Access with Loop-Through Operation (default)**




**Figure 3-20: GSPI Write Timing—Single Write Access with GSPI Link-Disable Operation**



**Figure 3-21: GSPI Write Timing—Single Write Access with Bus-Through Operation**



**Figure 3-22: GSPI Read Timing—Single Read Access with Loop-Through Operation (default)**



**Figure 3-23: GSPI Read Timing—Single Read Access with Bus-Through Operation**

### 3.15.8 Auto-increment Read/Write Access

This feature is not supported in the GS12070.

### 3.15.9 Setting a Device Unit Address

Multiple (up to 32) GS12070 devices can be connected to a common Chip Select ( $\overline{CS}$ ) in Loop-Through or Bus-Through operation.

To ensure that each device selected by a common  $\overline{CS}$  can be separately addressed, a unique Unit Address must be programmed by the host processor at start-up as part of system initialization or following a device reset.

**Note:** By default at power up or after a device reset, the **DEVICE\_UNIT\_ADDRESS** of each device is set to  $0_h$  and the SDIN→SDOUT non-clocked loop-through for each device is enabled.

These are the steps required to set the **DEVICE\_UNIT\_ADDRESS** of devices in a chain to values other than 0:

1. Write to Unit Address 0 selecting **HOST\_CONFIG** (ADDRESS = 0), with the **GSPI\_LINK\_DISABLE** bit set to 1 and the **DEVICE\_UNIT\_ADDRESS** field set to 0. This disables the direct SDIN→SDOUT non-clocked path for all devices on chip select.
2. Write to Unit Address 0 selecting **HOST\_CONFIG** (ADDRESS = 0), with the **GSPI\_LINK\_DISABLE** bit set to 0 and the **DEVICE\_UNIT\_ADDRESS** field set to a unique Unit Address. This configures **DEVICE\_UNIT\_ADDRESS** for the first device in the chain. Each subsequent such write to Unit Address 0 will configure the next device in the chain. If there are 32 devices in a chain, the last (32nd) device in the chain must use **DEVICE\_UNIT\_ADDRESS** value 0.
3. Repeat step 2 using new, unique values for the **DEVICE\_UNIT\_ADDRESS** field in **HOST\_CONFIG** until all devices in the chain have been configured with their own unique Unit Address value.

**Note:**  $t_{cmd\_GSPI\_conf}$  delay must be observed after every write that modifies **HOST\_CONFIG**.

All connected devices receive this command (by default the Unit Address of all devices is 0), and the Loop-Through operation will be re-established for all connected devices.


Once configured, each device will only respond to Command Words with a UNIT ADDRESS field matching the **DEVICE\_UNIT\_ADDRESS** in **HOST\_CONFIG**.

**Note:** Although the Loop-Through and Bus-Through configurations are compatible with previous generation GSPI enabled devices (backward compatibility), only devices supporting Unit Addressing can share a chip select. All devices on any single chip select must be connected in a contiguous chain with only the last device's SDOUT connected to the application host processor. Multiple chains configured in Bus-Through mode can have their final SDOUT outputs connected to a single application host processor input.

### 3.15.10 Default GSPI Operation

By default at power up or after a device reset, the GS12070 is set for Loop-Through Operation and the internal **DEVICE\_UNIT\_ADDRESS** field of the device is set to 0.

Figure 3-24 shows a functional block diagram of the Configuration and Status Register (CSR) map in the GS12070.



**Figure 3-24: Internal Register Map Functional Block Diagram**

The steps required for the application host processor to write to the Configuration and Status Registers via the GSPI, are as follows:

1. Set Command Word 1 for write access ( $R/\overline{W} = 0$ ); set Auto Increment to 0; set EMEM to 1. The Unit Address field in the Command Word 1 to match the configured **DEVICE\_UNIT\_ADDRESS** which will be zero after power-up. Set the Register Address bits in Command Word 1 to match the upper 7 bits of the register address to be accessed. Set the bits in Command Word 2 to match the lower 16 bits of the register address to be accessed. Write Command Word 1 and Command Word 2.
2. Write the Data Word to be written to the register.

Read access is the same as the above with the exception of step 1, where the Command Word 1 is set for read access ( $R/\overline{W} = 1$ ).

**Note:** The UNIT ADDRESS field of Command Word 1 must always match **DEVICE\_UNIT\_ADDRESS** for an access to be accepted by the device. Changing **DEVICE\_UNIT\_ADDRESS** to a value other than 0 is only required if multiple devices are connected to a single chip select (in Loop-Through or Bus-Through configuration).

## 4. Host Interface Register Map

### 4.1 Control Registers

The GS12070 only supports extended mode addressing (EMEM). The register addresses in the register descriptions include the EM register offset address. Table 4-1 is only provided as reference.

**Table 4-1: Address Offset**

Table	Address Offset Value <sub>h</sub>
GS12070 Control and Status Register Table 4-5	0
Rx Control and Status Register Table 4-6	1000
Tx Control and Status Register Table 4-7	2000
Pattern Generator and Control Register Table 4-8	3000

**Table 4-2: Control Registers**

Function	GSPI Address <sub>h</sub>	Register Name
Operating Mode Control	0	HOST_CONFIG
	1	OPERATING_MODE_SEL_REG
	2	SD_BYPASS_SEL_REG
	13	SYNC_W_DISABLE
	19	VID_STREAM_INTERLEAVE
	1C	DISABLE_CRC_INS
	6A	TX_EXTERNAL_REF_CLK_SEL
	6D	TIM_OUTPUT_ENABLE
	6E, 6F, 70, 71	STAT_CH0, STAT_CH1, STAT_CH2, STAT_CH3
	72	STAT_OUTPUT_ENABLE
	78, 79	RESET_0, RESET_1



**Table 4-2: Control Registers (Continued)**

Function	GSPI Address <sub>n</sub>	Register Name
Input Control	3	INPUT_LOCK_REG
	5	ISP_REG
	6	MANUAL_RATE
	9	DDI_PWR_DOWN
Status	7	DATA_RATE_REPORT
	1B	CRC_ERROR
	1D to 3C	PID_DET_CH0A_DS1_BYTE_1_2 to PID_DET_CH3B_DS2_BYTE_3_4
	42	PID_ERROR
	43	PID_DETECTED
Output Control	A	DDO_IDLE
	3D	OVERRIDE_STREAM_NUMBER
	3E, 3F	LINK_N_TO_INSERT_STR_0_7, LINK_N_TO_INSERT_STR_8_15
	69	TX_REF_CLK_SEL
Output Channel Assignment	B	REG_CTRL_OUTPUT_ASGMT_EN
	C	CHAN_ASGMT_DDO<n>
	E, F	SEL_DM0_VIRT, SEL_DM1_VIRT
Demultiplex Configuration	11	DEMUX_IN_SEL
	73	DM0_DELAY_EN
	74, 75, 76, 77	DM0_DELAY_LINK1, DM0_DELAY_LINK2, DM0_DELAY_LINK3, DM0_DELAY_LINK4
	40	PID_PROGRAM_CTRL
PID Insertion	41	PID_PROGRAM_STREAM_MASK
	44 to 63	PID_INS_CH0A_DS1_BYTE_1_2 to PID_INS_CH3B_DS2_BYTE_3_4

**Table 4-2: Control Registers (Continued)**

Function	GSPI Address <sub>h</sub>	Register Name
Multiplex Configuration	64	VI_ASGMT_0
	66	LOST_INPUT_IGNORE_CTRL
Reserved	4, 8, D, 10, 12, 14, 15, 16, 17, 18, 1A, 65, 67, 68, 6A, 6B, 6C, 7A to 8B	RSVD

**Table 4-3: Rx Control Registers**

Function	GSPI Address <sub>h</sub>	Register Name
Rx Control	101B	DDI_CDR_LBW
	1023, 1024, 1025, 1026	DDI0_EQ_UPDT, DDI1_EQ_UPDT, DDI2_EQ_UPDT, DDI3_EQ_UPDT
	1010 to 101A, 101C to 1022, 1027 to 10F9	RSVD
	RSVD	RSVD

**Table 4-4: Tx Control Registers**

Function	GSPI Address <sub>h</sub>	Register Name
Tx Control	2014	DDO_DRV_AMP
	201A	DDO_LBW
	201B	DDO_LBW_UPDT
	201C	DDO_DRV_UPDT
	2037	OUTPUT_PWR_DOWN
	2038	DDO_DRIVER_DISABLE
Reserved	2000 to 2013, 2015 to 2019, 201D to 2036, 2039 to 20C7	RSVD

## 4.2 Register Descriptions

### 4.2.1 GS12070 Control and Status Register

**Table 4-5: GS12070 Control and Status Register**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	Description
0	HOST_CONFIG	RSVD	15:15	RO	0	Reserved.
		GSPI_LINK_DISABLE	14:14	RW	0	GSPI loop-through disable.
		GSPI_BUS_THROUGH_ENABLE	13:13	RW	0	Enables bus-through operation.
		RSVD	12:5	RO	0	Reserved.
		DEVICE_UNIT_ADDRESS	4:0	RW	0	Sets the unit address for the device.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:14	RO	0	Reserved.
		PG_REF_INT_EXTB	13:13	RW	0	1 = Reserved. 0 = Selects timing from the video stream on the input DDIO.
		SEL_PG	12:12	RW	0	1 = PG enabled. 0 = PG disabled.
		RSVD	11:11	RO	0	Reserved.
		REG_CTRL_ SEC_LINK_EN	10:10	RW	0	When HIGH, the SEC_LINK_REG value is used.
		SEC_LINK_REG	9:9	RW	0	When HIGH, the second link of the dual link connection is multiplexed or demultiplexed. Only active when REG_CTRL_SEC_LINK_EN is set HIGH.
		REG_CTRL_ MODE_SEL_EN	8:8	RW	0	Overrides MODE_SEL pins with values in the MODE_SEL register.
1	OPERATING_ MODE_SEL_REG	MODE_SEL	7:5	RW	7	Selects operating mode, if REG_CTRL_MODE_SEL is set HIGH. 111 = QL 3Gb/s to SL 12Gb/s 110 = QL 1.5Gb/s to SL 6Gb/s 101 = QL 6Gb/s to DL 12Gb/s 100 = QL 3Gb/s to DL 6Gb/s 011 = DL 6Gb/s to SL 12Gb/s 010 = DL 3Gb/s to SL 6Gb/s 001 = DL 1.5Gb/s to SL 3Gb/s 000 = RSVD
		REG_CTRL_ OP_MODE_EN	4:4	RW	0	When HIGH, MUX_DEMUX_REG, PID_MODE_REG and BYPASS_REG will set operating mode instead of the associated pins.
		PID_MODE_REG	3:2	RW	0	Enabled by REG_CTRL_OP_MODE_EN. 00 = Automatic PID insertion 11 = No PID insertion
		BYPASS_REG	1:1	RW	0	When HIGH, sets the part in the BYPASS. Enabled by REG_CTRL_OP_MODE_EN.
		MUX_DEMUX_REG	0:0	RW	0	When HIGH, sets MUX operation mode. When LOW, sets DeMUX operation mode. Enabled by REG_CTRL_OP_MODE_EN.


**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
2	SD_BYPASS_SEL_REG	RSVD	15:10	RO	0	Reserved.
		SD_BYPASS_RATE_6G_3Gb	9:9	RW	0	When HIGH, oversampling rate in SD_BYPASS mode is set to 6G data rate. When LOW, it is set to 3G data rate.
		REG_CTRL_SD_BYPASS	8:8	RW	0	When HIGH, SD_BYPASS control from registers.
		SD_BYPASS_PIN	7:4	RO	0	SD_BYPASS pin status.
		SD_BYPASS_SEL	3:0	RW	0	When HIGH, input Rx will be set to SD_BYPASS mode. Only active when REG_CTRL_SD_BYPASS is set HIGH. One bit per input.
3	INPUT_LOCK_REG	RSVD	15:12	RO	0	Reserved.
		REG_CTRL_INPUT_LOCK	11:8	RW	0	When HIGH, control of lock signal is taken from INPUT_LOCK_REG.
		INPUT_LOCK_REG	7:4	RW	0	Overrides video lock signal if REG_CTRL_INPUT_LOCK register is set HIGH. One bit per input.
		INPUT_LOCK	3:0	RO	0	Indicates video lock of the input 0 to 3. One bit per input.
4	RSVD	RSVD	15:0	RW	0	Reserved.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		ISP_POLARITY	15:12	RW	0	When HIGH, inverts $\overline{\text{ISP}}$ pin signal. One bit per input. 
5	ISP_REG	REG_CTRL_ISP_SEL_EN	11:8	RW	0	When HIGH, overrides $\overline{\text{ISP}}$ pin with the value from the ISP_REG_SEL parameter. One bit per input.
		ISP_REG_SEL	7:4	RW	0	Sets value of $\overline{\text{ISP}}$ signal, if REG_CTRL_ISP_SEL_EN is set HIGH. One bit per input.
		ISP_PIN	3:0	RO	0	Reports signal level (HIGH or LOW) applied to the $\overline{\text{ISP}}$ pin. One bit per input.
		RSVD	15:12	RO	0	Reserved.
		MANUAL_RATE_RX3	11:10	RW	0	Manual rate control of Rx3. 00 = HD 01 = 3G 10 = 6G 11 = 12G Only active when REG_CTRL_MANUAL_RATE[3] is set HIGH.
6	MANUAL_RATE	MANUAL_RATE_RX2	9:8	RW	0	Manual rate control of Rx2. See MANUAL_RATE_RX3 for selection values.
		MANUAL_RATE_RX1	7:6	RW	0	Manual rate control of Rx1. See MANUAL_RATE_RX3 for selection values.
		MANUAL_RATE_RX0	5:4	RW	0	Manual rate control of Rx0. See MANUAL_RATE_RX3 for selection values.
		REG_CTRL_MANUAL_RATE	3:0	RW	0	Manual rate control override. One bit per input.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
7	DATA_RATE_REPORT	RSVD	15:8	RO	0	Reserved.
		DATA_RATE_RX3	7:6	RO	3	Indicates data rate of Rx3 in BYPASS mode. 11 = 12G 10 = 6G 01 = 3G 00 = HD <b>Note:</b> If the input is not locked, the value reported by this parameter is not valid. If the device is in the DeMUX or MUX mode, the value reported is always the same as the input data rate given by the selected gearbox mode.
		DATA_RATE_RX2	5:4	RO	3	Indicates data rate of Rx2. See DATA_RATE_RX3 for selection values.
		DATA_RATE_RX1	3:2	RO	3	Indicates data rate of Rx1. See DATA_RATE_RX3 for selection values.
		DATA_RATE_RX0	1:0	RO	3	Indicates data rate of Rx0. See DATA_RATE_RX3 for selection values.
8	RSVD	RSVD	15:0	RW	F	Reserved.
9	DDI_PWR_DOWN	RSVD	15:12	RO	0	Reserved.
		DDI_PWR_DOWN_REG_SEL	11:8	RW	0	Manual receiver power-down override enable. One bit per input.
		DDI3_PWR_DOWN_REG	7:7	RW	0	Power-down for DDI3, if DDI_PWR_DOWN_REG_SEL is set HIGH.
		RSVD	6:6	RW	0	Reserved.
		DDI2_PWR_DOWN_REG	5:5	RW	0	Power-down for DDI2, if DDI_PWR_DOWN_REG_SEL is set HIGH.
		RSVD	4:4	RW	0	Reserved.
		DDI1_PWR_DOWN_REG	3:3	RW	0	Power-down for DDI1, if DDI_PWR_DOWN_REG_SEL is set HIGH.
		RSVD	2:2	RW	0	Reserved.
		DDI0_PWR_DOWN_REG	1:1	RW	0	Power-down for DDI0, if DDI_PWR_DOWN_REG_SEL is set HIGH.
RSVD	0:0	RW	0	Reserved.		

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
A	DDO_IDLE	RSVD	15:12	RO	0	Reserved.
		DDO_IDLE_OW_EN	11:8	RW	0	Manual transmitter idle override enable. 0 = DDO idle controlled by the GS12070 operation mode 1 = DDO Idle controlled by the DDO[3:0]_IDLE_REG setting One bit per output.
		RSVD	7:7	RW	0	Reserved.
		DDO3_IDLE_REG	6:6	RW	0	Idle for DDO3, if DDO_IDLE_OW_EN is set HIGH.
		RSVD	5:5	RW	0	Reserved.
		DDO2_IDLE_REG	4:4	RW	0	Idle for DDO2, if DDO_IDLE_OW_EN is set HIGH.
		RSVD	3:3	RW	0	Reserved.
		DDO1_IDLE_REG	2:2	RW	0	Idle for DDO1, if DDO_IDLE_OW_EN is set HIGH.
		RSVD	1:1	RW	0	Reserved.
		DDO0_IDLE_REG	0:0	RW	0	Idle for DDO0, if DDO_IDLE_OW_EN is set HIGH.
B	REG_CTRL_OUTPUT_ASGMT_EN	RSVD	15:4	RO	0	Reserved.
		REG_CTRL_OUTPUT_ASGMT_EN	3:0	RW	0	When the corresponding bit <n> is asserted, the assignment of the DDO<n>serial output is controlled by the settings of the OUTPUT_ASGMT_DDO<n> parameter DDO0 = Bit 0 DDO1 = Bit 1 DDO2 = Bit 2 DDO3 = Bit 3



**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:15	RO	0	Reserved.
		OUTPUT_ ASGMT_DDO3	14:12	RW	2	Selects the source of the DDO3 output if REG_CTRL_OUTPUT_ASGMT_EN is set HIGH.  000 = M0 Processed Output 001 = M1 Processed Output 010 = DM0 Processed Output 011 = DM1 Processed Output 100 = DDIO 101 = DDI1 110 = DDI2 111 = DDI3
		RSVD	11:11	RO	0	Reserved.
C	CHAN_ASGMT_ _DDO<n>	OUTPUT_ ASGMT_DDO2	10:8	RW	2	Selects the source of the DDO2 output if REG_CTRL_OUTPUT_ASGMT_EN is set HIGH.  See OUTPUT_ASGMT_DDO3 for selection values.
		RSVD	7:7	RO	0	Reserved.
		OUTPUT_ ASGMT_DDO1	6:4	RW	2	Selects the source of the DDO1 output if REG_CTRL_OUTPUT_ASGMT_EN is set HIGH.  See OUTPUT_ASGMT_DDO3 for selection values.
		RSVD	3:3	RO	0	Reserved.
		OUTPUT_ ASGMT_DDO0	2:0	RW	2	Selects the source of the DDO0 output if REG_CTRL_OUTPUT_ASGMT_EN is set HIGH.  See OUTPUT_ASGMT_DDO3 for selection values.
D	RSVD	RSVD	15:0	RW	0	Reserved.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:12	RO	0	Reserved.
		SEL_DM0_VIRT3	11:10	RW	0	Manual assignment of the data stream on the Tx3, if REG_CTRL_SEL_DM0_VIRT[3] is set HIGH. 00 = Data stream 8/7 01 = Data stream 6/5 10 = Data stream 4/3 11 = Data stream 2/1
E	SEL_DM0_VIRT	SEL_DM0_VIRT2	9:8	RW	1	Manual assignment of the data stream on the Tx2, if REG_CTRL_SEL_DM0_VIRT[2] is set HIGH. See SEL_DM0_VIRT3 for selection values.
		SEL_DM0_VIRT1	7:6	RW	2	Manual assignment of the data stream on the Tx1, if REG_CTRL_SEL_DM0_VIRT[1] is set HIGH. See SEL_DM0_VIRT3 for selection values.
		SEL_DM0_VIRT0	5:4	RW	3	Manual assignment of the data stream on the Tx0, if REG_CTRL_SEL_DM0_VIRT[0] is set HIGH. See SEL_DM0_VIRT3 for selection values.
		REG_CTRL_SEL_DM0_VIRT	3:0	RW	0	When HIGH, the control of the DM0 virtual interface output is from register SEL_DM0_VIRT[3:0]. One bit per output channel.
F	SEL_DM1_VIRT	RSVD	15:5	RO	0	Reserved.
		REG_CTRL_SEL_DM1_VIRT	4:4	RW	0	When HIGH, enables SEL_DM1_VIRT control.
		SEL_DM1_VIRT	3:0	RW	5	When HIGH, swaps data stream on DM1. One bit per output channel.
10	RSVD	RSVD	15:0	RW	0	Reserved.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:2	RO	0	Reserved.
11	DEMUX_IN_SEL	REG_CTRL_DEMUX_IN_0_2	1:1	RW	0	When HIGH, enables selection of the active input in the single link to quad link case through the register DEMUX_IN_0_2_SEL.
		DEMUX_IN_0_2_SEL	0:0	RW	0	Select the active input in the single link to quad link case, if REG_CTRL_DEMUX_IN_0_2 is set HIGH. 0 = DDIO 1 = DD12
12	RSVD	RSVD	15:0	RO	7654	Reserved.
		RSVD	15:4	RO	0	Reserved.
13	SYNC_W_DISABLE	DEMUX1_SYNC_W_DISABLE	3:3	RW	0	When HIGH, disables sync word insertion for DEMUX1. Only applies to dual 6G output mode.
		DEMUX0_SYNC_W_DISABLE	2:2	RW	0	When HIGH, disables the sync word insertion for DEMUX0. Only applies to dual and quad 6G output mode.
		MUX1_SYNC_W_DISABLE	1:1	RW	0	When HIGH, disables sync word insertion for MUX1.
		MUX0_SYNC_W_DISABLE	0:0	RW	0	When HIGH, disables sync word insertion for MUX0.
14	RSVD	RSVD	15:0	RW	FF	Reserved.
15	RSVD	RSVD	15:0	RW	1	Reserved.
16	RSVD	RSVD	15:0	RW	5	Reserved.
17	RSVD	RSVD	15:0	RW	0	Reserved.
18	RSVD	RSVD	15:0	RW	15	Reserved.
		RSVD	15:8	RW	0	Reserved.
19	VID_STREAM_INTERLEAVE	VID_STREAM_INTERLEAVE_STAT	7:0	RO	0	When HIGH, data in the video stream is interleaved.  One bit per Input data stream. See CH<n>_DS<m> in Figure 3-9 for data stream definition. It maps as: bit0 - DDIO_DS1 bit7 - DD13_DS2
1A	RSVD	RSVD	15:0	RW	0	Reserved.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
1B	CRC_ERROR	CRC_DS2_ERROR	15:8	ROCW	0	When this register reads '01', a CRC error is detected in DataStream 2 of any of the inputs. Write '80' to clear this register.
		CRC_DS1_ERROR	7:0	ROCW	0	When this register reads '01', a CRC error is detected in DataStream 1 of any of the inputs. Write '80' to clear this register.
1C	DISABLE_CRC_INS	RSVD	15:8	RO	0	Reserved.
		DISABLE_CRC_INS	7:0	RW	0	When HIGH, disables insertion of recalculated CRC words. One bit per Input data stream. See CH<n>_DS<m> in Figure 3-9 for data stream definition. It maps as: bit0 - DDI0_DS1 bit7 - DDI3_DS2
1D	PID_DET_CH0A_DS1_BYTE_1_2	PID_DET_CH0A_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH0A DS1.
		PID_DET_CH0A_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH0A DS1.
1E	PID_DET_CH0A_DS1_BYTE_3_4	PID_DET_CH0A_DS1_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH0A DS1.
		PID_DET_CH0A_DS1_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH0A DS1.
1F	PID_DET_CH0A_DS2_BYTE_1_2	PID_DET_CH0A_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH0A DS2.
		PID_DET_CH0A_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH0A DS2.
20	PID_DET_CH0A_DS2_BYTE_3_4	PID_DET_CH0A_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH0A DS2.
		PID_DET_CH0A_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH0A DS2.
21	PID_DET_CH0B_DS1_BYTE_1_2	PID_DET_CH0B_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH0B DS1.
		PID_DET_CH0B_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH0B DS1.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
22	PID_DET_CH0B_DS1_BYTE_3_4	PID_DET_CH0B_DS1_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH0B DS1.
		PID_DET_CH0B_DS1_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH0B DS1.
23	PID_DET_CH0B_DS2_BYTE_1_2	PID_DET_CH0B_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH0B DS2.
		PID_DET_CH0B_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH0B DS2.
24	PID_DET_CH0B_DS2_BYTE_3_4	PID_DET_CH0B_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH0B DS2.
		PID_DET_CH0B_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH0B DS2.
25	PID_DET_CH1A_DS1_BYTE_1_2	PID_DET_CH1A_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH1A DS1.
		PID_DET_CH1A_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH1A DS1.
26	PID_DET_CH1A_DS1_BYTE_3_4	PID_DET_CH1A_DS1_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH1A DS1.
		PID_DET_CH1A_DS1_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH1A DS1.
27	PID_DET_CH1A_DS2_BYTE_1_2	PID_DET_CH1A_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH1A DS2.
		PID_DET_CH1A_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH1A DS2.
28	PID_DET_CH1A_DS2_BYTE_3_4	PID_DET_CH1A_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH1A DS2.
		PID_DET_CH1A_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH1A DS2.
29	PID_DET_CH1B_DS1_BYTE_1_2	PID_DET_CH1B_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH1B DS1.
		PID_DET_CH1B_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH1B DS1.
2A	PID_DET_CH1B_DS1_BYTE_3_4	PID_DET_CH1B_DS1_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH1B DS1.
		PID_DET_CH1B_DS1_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH1B DS1.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
2B	PID_DET_CH1B_DS2_BYTE_1_2	PID_DET_CH1B_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH1B DS2.
		PID_DET_CH1B_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH1B DS2.
2C	PID_DET_CH1B_DS2_BYTE_3_4	PID_DET_CH1B_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH1B DS2.
		PID_DET_CH1B_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH1B DS2.
2D	PID_DET_CH2A_DS1_BYTE_1_2	PID_DET_CH2A_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH2A DS1.
		PID_DET_CH2A_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH2A DS1.
2E	PID_DET_CH2A_DS1_BYTE_3_4	PID_DET_CH2A_DS1_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH2A DS1.
		PID_DET_CH2A_DS1_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH2A DS1.
2F	PID_DET_CH2A_DS2_BYTE_1_2	PID_DET_CH2A_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH2A DS2.
		PID_DET_CH2A_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH2A DS2.
30	PID_DET_CH2A_DS2_BYTE_3_4	PID_DET_CH2A_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH2A DS2.
		PID_DET_CH2A_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH2A DS2.
31	PID_DET_CH2B_DS1_BYTE_1_2	PID_DET_CH2B_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH2B DS1.
		PID_DET_CH2B_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH2B DS1.
32	PID_DET_CH2B_DS1_BYTE_3_4	PID_DET_CH2B_DS1_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH2B DS1.
		PID_DET_CH2B_DS1_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH2B DS1.
33	PID_DET_CH2B_DS2_BYTE_1_2	PID_DET_CH2B_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH2B DS2.
		PID_DET_CH2B_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH2B DS2.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
34	PID_DET_CH2B_DS2_BYTE_3_4	PID_DET_CH2B_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH2B DS2.
		PID_DET_CH2B_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH2B DS2.
35	PID_DET_CH3A_DS1_BYTE_1_2	PID_DET_CH3A_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH3A DS1.
		PID_DET_CH3A_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH3A DS1.
36	PID_DET_CH3A_DS1_BYTE_3_4	PID_DET_CH3A_DS1_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH3A DS1.
		PID_DET_CH3A_DS1_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH3A DS1.
37	PID_DET_CH3A_DS2_BYTE_1_2	PID_DET_CH3A_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH3A DS2.
		PID_DET_CH3A_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH3A DS2.
38	PID_DET_CH3A_DS2_BYTE_3_4	PID_DET_CH3A_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH3A DS2.
		PID_DET_CH3A_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH3A DS2.
39	PID_DET_CH3B_DS1_BYTE_1_2	PID_DET_CH3B_DS1_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH3B DS1.
		PID_DET_CH3B_DS1_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH3B DS1.
3A	PID_DET_CH3B_DS1_BYTE_3_4	PID_DET_CH3B_DS1_BYTE_4	15:8	RO	0	Detected PID byte3 for video stream CH3B DS1.
		PID_DET_CH3B_DS1_BYTE_3	7:0	RO	0	Detected PID byte2 for video stream CH3B DS1.
3B	PID_DET_CH3B_DS2_BYTE_1_2	PID_DET_CH3B_DS2_BYTE_2	15:8	RO	0	Detected PID byte2 for video stream CH3B DS2.
		PID_DET_CH3B_DS2_BYTE_1	7:0	RO	0	Detected PID byte1 for video stream CH3B DS2.
3C	PID_DET_CH3B_DS2_BYTE_3_4	PID_DET_CH3B_DS2_BYTE_4	15:8	RO	0	Detected PID byte4 for video stream CH3B DS2.
		PID_DET_CH3B_DS2_BYTE_3	7:0	RO	0	Detected PID byte3 for video stream CH3B DS2.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
3D	OVERRIDE_STREAM_NUMBER	OVERRIDE_STREAM_NUMBER_SEL	15:0	RW	0	When HIGH, selects the stream to override the link number. When LOW, link numbers are not modifiable.
3E	LINK_N_TO_INSERT_STR_0_7	LINK_N_0_7	15:0	RW	0	PID word link number for streams 0-7 to be embedded, if the corresponding stream is selected through OVERRIDE_STREAM_NUMBER_SEL register. Two bits per data stream. Refer to <a href="#">Table 3-29</a> to <a href="#">Table 3-32</a> in data sheet for definition of the streams.
3F	LINK_N_TO_INSERT_STR_8_15	LINK_N_8_15	15:0	RW	0	PID word link number for streams 8-15 to be embedded, if the corresponding stream is selected through OVERRIDE_STREAM_NUMBER_SEL register. Two bits per data stream. Refer to <a href="#">Table 3-29</a> to <a href="#">Table 3-32</a> in data sheet for definition of the streams.
		RSVD	15:8	RO	0	Reserved.
		PID_BYTE_OVERRIDE	7:4	RW	00F	When in manual PID replacement mode, set bit HIGH to select PID byte override. Bit 7 of PID_BYTE_OVERRIDE corresponds to PID byte 4. Bit 4 of PID_BYTE_OVERRIDE corresponds to PID byte 1. <b>Note:</b> Byte selection applies to all 16 streams.
40	PID_PROGRAM_CTRL	RSVD	3:2	RO	0	Reserved.
		PID_WR_FAST_MODE	1:1	RW	0	When HIGH, enables fast mode PID replacement. In fast mode, PID's from the PID_INS_CH0A_DS1_BYTE_1_2 and PID_INS_CH0A_DS1_BYTE_3_4 registers are written to all streams selected by PID_PROGRAM_STREAM_MASK.
		PID_OVERRIDE	0:0	RW	0	When HIGH, enables manual PID insertion in streams selected by PID_PROGRAM_STREAM_MASK.



**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
41	PID_PROGRAM_STREAM_MASK	PID_PROGRAM_VIDEO_STREAM_MASK	15:0	RW	0	When HIGH, the PID will be overridden for the corresponding video stream. One bit per data stream. Refer to <a href="#">Table 3-29</a> to <a href="#">Table 3-32</a> in data sheet for definition of the streams.
42	PID_ERROR	PID_ERROR	15:0	RO	0	When HIGH, PID error is detected. One bit per data stream. Refer to <a href="#">Table 3-22</a> to <a href="#">Table 3-25</a> in data sheet for definition of the streams.
43	PID_DETECTED	PID_DETECTED	15:0	RO	0	When HIGH, reports that PID is detected. One bit per data stream. Refer to <a href="#">Table 3-22</a> to <a href="#">Table 3-25</a> in data sheet for definition of the streams.
44	PID_INS_CH0A_DS1_BYTE_1_2	PID_INS_CH0A_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH0A DS1.
		PID_INS_CH0A_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH0A DS1.
45	PID_INS_CH0A_DS1_BYTE_3_4	PID_INS_CH0A_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH0A DS1.
		PID_INS_CH0A_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH0A DS1.
46	PID_INS_CH0A_DS2_BYTE_1_2	PID_INS_CH0A_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH0A DS2.
		PID_INS_CH0A_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH0A DS2.
47	PID_INS_CH0A_DS2_BYTE_3_4	PID_INS_CH0A_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH0A DS2.
		PID_INS_CH0A_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH0A DS2.
48	PID_INS_CH0B_DS1_BYTE_1_2	PID_INS_CH0B_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH0B DS1.
		PID_INS_CH0B_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH0B DS1.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
49	PID_INS_CH0B_DS1_BYTE_3_4	PID_INS_CH0B_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH0B DS1.
		PID_INS_CH0B_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH0B DS1.
4A	PID_INS_CH0B_DS2_BYTE_1_2	PID_INS_CH0B_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH0B DS2.
		PID_INS_CH0B_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH0B DS2.
4B	PID_INS_CH0B_DS2_BYTE_3_4	PID_INS_CH0B_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH0B DS2.
		PID_INS_CH0B_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH0B DS2.
4C	PID_INS_CH1A_DS1_BYTE_1_2	PID_INS_CH1A_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH1A DS1.
		PID_INS_CH1A_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH1A DS1.
4D	PID_INS_CH1A_DS1_BYTE_3_4	PID_INS_CH1A_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH1A DS1.
		PID_INS_CH1A_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH1A DS1.
4E	PID_INS_CH1A_DS2_BYTE_1_2	PID_INS_CH1A_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH1A DS2.
		PID_INS_CH1A_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH1A DS2.
4F	PID_INS_CH1A_DS2_BYTE_3_4	PID_INS_CH1A_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH1A DS2.
		PID_INS_CH1A_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH1A DS2.
50	PID_INS_CH1B_DS1_BYTE_1_2	PID_INS_CH1B_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH1B DS1.
		PID_INS_CH1B_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH1B DS1.
51	PID_INS_CH1B_DS1_BYTE_3_4	PID_INS_CH1B_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH1B DS1.
		PID_INS_CH1B_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH1B DS1.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
52	PID_INS_CH1B_DS2_BYTE_1_2	PID_INS_CH1B_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH1B DS2.
		PID_INS_CH1B_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH1B DS2.
53	PID_INS_CH1B_DS2_BYTE_3_4	PID_INS_CH1B_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH1B DS2.
		PID_INS_CH1B_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH1B DS2.
54	PID_INS_CH2A_DS1_BYTE_1_2	PID_INS_CH2A_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH2A DS1.
		PID_INS_CH2A_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH2A DS1.
55	PID_INS_CH2A_DS1_BYTE_3_4	PID_INS_CH2A_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH2A DS1.
		PID_INS_CH2A_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH2A DS1.
56	PID_INS_CH2A_DS2_BYTE_1_2	PID_INS_CH2A_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH2A DS2.
		PID_INS_CH2A_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH2A DS2.
57	PID_INS_CH2A_DS2_BYTE_3_4	PID_INS_CH2A_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH2A DS2.
		PID_INS_CH2A_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH2A DS2.
58	PID_INS_CH2B_DS1_BYTE_1_2	PID_INS_CH2B_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH2B DS1.
		PID_INS_CH2B_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH2B DS1.
59	PID_INS_CH2B_DS1_BYTE_3_4	PID_INS_CH2B_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH2B DS1.
		PID_INS_CH2B_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH2B DS1.
5A	PID_INS_CH2B_DS2_BYTE_1_2	PID_INS_CH2B_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH2B DS2.
		PID_INS_CH2B_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH2B DS2.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
5B	PID_INS_CH2B_DS2_BYTE_3_4	PID_INS_CH2B_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH2B DS2.
		PID_INS_CH2B_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH2B DS2.
5C	PID_INS_CH3A_DS1_BYTE_1_2	PID_INS_CH3A_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH3A DS1.
		PID_INS_CH3A_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH3A DS1.
5D	PID_INS_CH3A_DS1_BYTE_3_4	PID_INS_CH3A_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH3A DS1.
		PID_INS_CH3A_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH3A DS1.
5E	PID_INS_CH3A_DS2_BYTE_1_2	PID_INS_CH3A_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH3A DS2.
		PID_INS_CH3A_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH3A DS2.
5F	PID_INS_CH3A_DS2_BYTE_3_4	PID_INS_CH3A_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH3A DS2.
		PID_INS_CH3A_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH3A DS2.
60	PID_INS_CH3B_DS1_BYTE_1_2	PID_INS_CH3B_DS1_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH3B DS1.
		PID_INS_CH3B_DS1_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH3B DS1.
61	PID_INS_CH3B_DS1_BYTE_3_4	PID_INS_CH3B_DS1_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH3B DS1.
		PID_INS_CH3B_DS1_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH3B DS1.
62	PID_INS_CH3B_DS2_BYTE_1_2	PID_INS_CH3B_DS2_BYTE_2	15:8	RW	0	PID byte 2 to be inserted in the video stream CH3B DS2.
		PID_INS_CH3B_DS2_BYTE_1	7:0	RW	0	PID byte 1 to be inserted in the video stream CH3B DS2.
63	PID_INS_CH3B_DS2_BYTE_3_4	PID_INS_CH3B_DS2_BYTE_4	15:8	RW	0	PID byte 4 to be inserted in the video stream CH3B DS2.
		PID_INS_CH3B_DS2_BYTE_3	7:0	RW	0	PID byte 3 to be inserted in the video stream CH3B DS2.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:14	RO	0	Reserved.
		VI1_CH1_SEL	13:13	RW	1	Select the input channel for the virtual output stream 1, VI1. Refer to output link assignment <a href="#">Figure 3-8</a> in data sheet.
		VI1_CH0_SEL	12:12	RW	0	Select the input channel for the virtual output stream 0, VI1. Refer to output link assignment <a href="#">Figure 3-8</a> in data sheet.
		VI0_CH3_SEL	11:10	RW	3	Select the input channel for the virtual output stream 3, VI0. Refer to output link assignment <a href="#">Figure 3-8</a> in data sheet.
		VI0_CH2_SEL	9:8	RW	2	Select the input channel for the virtual output stream 2, VI0. Refer to output link assignment <a href="#">Figure 3-8</a> in data sheet.
64	VI_ASGMT_0	VI0_CH1_SEL	7:6	RW	1	Select the input channel for the virtual output stream 1, VI0. Refer to output link assignment <a href="#">Figure 3-8</a> in data sheet.
		VI0_CH0_SEL	5:4	RW	0	Select the input channel for the virtual output stream 0, VI0. Refer to output link assignment <a href="#">Figure 3-8</a> in data sheet.
		MANUAL_CTRL_LNK_ASGMT	3:3	RW	0	When HIGH, the virtual link assignment is manually selected based on the registers Vlx_CHx_SEL.
		RSVD	2:2	RO	0	Reserved.
		REG_CTRL_LNK_ASGMT_SEL	1:1	RW	0	When HIGH, the value in register LNK_ASGMT_SEL_REG is used instead of the LNK_ASGMT pin setting.
		LNK_ASGMT_SEL_REG	0:0	RW	0	Overrides LNK_ASGMT pin setting, if REG_CTRL_LNK_ASGMT_SEL is set HIGH.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:3	RO	A	Reserved.
		MAN_CTRL_SEL_DM_DL12_VIR	2:2	RW	0	When HIGH, the DL12G stream assignment is manually selected based on the parameter SEL_DM_DL12_VIR
65	DM_DL12_VIR	SEL_DM_DL12_VIR	1:0	RW	2	<p>Selects between DL12G streams: SEL_DM_DL12_VIR[0] controls DDO0 and DDO1 selection. When '1', DDIO stream demuxed to DDO0 &amp; DDO1. When '0', DDIO stream demuxed to DDO0 &amp; DDO1</p> <p>SEL_DM_DL12_VIR[1] controls DDO2 &amp; DDO3 selection. When '1', DDIO stream demuxed to DDO2 &amp; DDO3. When '0', DDIO stream demuxed to DDO2 &amp; DDO3</p>
		RSVD	15:6	RO	4	Reserved.
		M0_PRIM_CH	5:4	RW	0	<p>Selects the primary input for MUX M0.</p> <p>00 = DDIO 01 = DDIO1 10 = DDIO2 11 = DDIO3</p>
66	LOST_INPUT_IGNORE_CTRL	IGNORE_LOST_INPUT	3:0	RW	E	<p>When the appropriate bit is asserted, the selected input is replaced with the selected primary input. By Default, all non-primary inputs are selected to be replaced. To disable this feature, write '0' all bits.</p> <p>One bit per channel. Bit 3 controls input 3 Bit 2 controls input 2 Bit 1 controls input 1 Bit 0 controls input 0</p>
67	RSVD	RSVD	15:0	RW	1	Reserved.
68	RSVD	RSVD	15:0	RW	FF	Reserved.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:12	RO	0	Reserved.
		TX_REF_CLK_CTLR	11:8	RW	0	When HIGH, the reference clock is selected from TX<n>_REF_CLK_SEL. One bit per output.
69	TX_REF_CLK_SEL	TX3_REF_CLK_SEL	7:6	RW	0	Selects the reference clock for Tx3 if bit TX_REF_CLK_CTLR[3] set HIGH. 00 = DDIO extracted clock 01 = DDI1 extracted clock 10 = DDI2 extracted clock 11 = DDI3 extracted clock
		TX2_REF_CLK_SEL	5:4	RW	0	Selects the reference clock for Tx2 if bit TX_REF_CLK_CTLR[2] set HIGH. See TX3_REF_CLK_SEL for selection values.
		TX1_REF_CLK_SEL	3:2	RW	0	Selects the reference clock for Tx1 if bit TX_REF_CLK_CTLR[1] set HIGH. See TX3_REF_CLK_SEL for selection values.
		TX0_REF_CLK_SEL	1:0	RW	0	Selects the reference clock for Tx0 if bit TX_REF_CLK_CTLR[0] set HIGH. See TX3_REF_CLK_SEL for selection values.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:8	RO	0	Reserved.
		TX3_EXT_REF_CLK_EN	7:7	RW	0	When HIGH, the Tx3 reference clock is sourced from TX_PCLK0 or TX_PCLK1 pins instead of DDI<n> extracted clock.
		TX3_EXT_REF_CLK_SEL	6:6	RW	0	Selects between the external clocks for the Tx3 reference clock if TX3_EXT_REF_CLK_EN is set HIGH. 0 = clock from TX_PCLK0 pin 1 = clock from TX_PCLK1 pin
		TX2_EXT_REF_CLK_EN	5:5	RW	0	When HIGH, the Tx2 reference clock is sourced from TX_PCLK0 or TX_PCLK1 pins instead of DDI<n> extracted clock.
6A	TX_EXTERNAL_REF_CLK_SEL	TX2_EXT_REF_CLK_SEL	4:4	RW	0	Selects between the external clocks for the Tx2 reference clock if TX2_EXT_REF_CLK_EN is set HIGH.
		TX1_EXT_REF_CLK_EN	3:3	RW	0	When HIGH, the Tx1 reference clock is sourced from TX_PCLK0 or TX_PCLK1 pins instead of DDI<n> extracted clock.
		TX1_EXT_REF_CLK_SEL	2:2	RW	0	Selects between the external clocks for the Tx1 reference clock if TX1_EXT_REF_CLK_EN is set HIGH.
		TX0_EXT_REF_CLK_EN	1:1	RW	0	When HIGH, the Tx0 reference clock is sourced from TX_PCLK0 or TX_PCLK1 pins instead of DDI<n> extracted clock.
		TX0_EXT_REF_CLK_SEL	0:0	RW	0	Selects between the external clocks for the Tx0 reference clock if TX0_EXT_REF_CLK_EN is set HIGH.
6B to 6C	RSVD	RSVD	15:0	RW	0	Reserved.



**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:8	RO	0	Reserved.
6D	TIM_OUTPUT_ENABLE	TIM_OUT_OEN	7:4	RW	0	Enables extracted H-blanking on the output on pins F14, G14, H14, and J14. Bit 3 enables J14 (TIM_OUT3) Bit 2 enables H14 (TIM_OUT2) Bit 1 enables G14 (TIM_OUT1) Bit 0 enables F14 (TIM_OUT0) One bit per pin.
		RX_CLK_OEN	3:0	RW	0	Enables extracted clock on the output on pins B14, C14, D14, and E14. Bit 3 enables E14 (RX_CLK_3) Bit 2 enables D14 (RX_CLK_2) Bit 1 enables C14 (RX_CLK_1) Bit 0 enables B14 (RX_CLK_0) One bit per pin.
		RSVD	15:12	RO	0	Reserved.
6E	STAT_CH0	STAT_3_SEL	11:9	RW	3	Indicates status for DDIO input. 000 = LOCK 001 = TRS_PERR 010 = PID_DETECTED 011 = PID_ERROR 100 = DATA_RATE[0] 101 = DATA_RATE[1] Combined error from all inputs. 110 = TRS_PERR_COMB 111 = PID_ERROR_COMB
		STAT_2_SEL	8:6	RW	2	Indicates status for DDIO input. See STAT_3_SEL for selection values.
		STAT_1_SEL	5:3	RW	1	Indicates status for DDIO input. See STAT_3_SEL for selection values.
		STAT_0_SEL	2:0	RW	0	Indicates status for DDIO input. See STAT_3_SEL for selection values.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:12	RO	0	Reserved.
6F	STAT_CH1	STAT_7_SEL	11:9	RW	3	Indicates status for DD11 input. 000 = LOCK 001 = TRS_PERR 010 = PID_DETECTED 011 = PID_ERROR 100 = DATA_RATE[0] 101 = DATA_RATE[1]  Combined error from all inputs. 110 = TRS_PERR_COMB 111 = PID_ERROR_COMB
		STAT_6_SEL	8:6	RW	2	Indicates status for DD11 input. See STAT_7_SEL for selection values.
		STAT_5_SEL	5:3	RW	1	Indicates status for DD11 input. See STAT_7_SEL for selection values.
		STAT_4_SEL	2:0	RW	0	Indicates status for DD11 input. See STAT_7_SEL for selection values.
		RSVD	15:12	RO	0	Reserved.
70	STAT_CH2	STAT_11_SEL	11:9	RW	3	Indicates status for DD12 input. 000 = LOCK 001 = TRS_PERR 010 = PID_DETECTED 011 = PID_ERROR 100 = DATA_RATE[0] 101 = DATA_RATE[1]  Combined error from all inputs. 110 = TRS_PERR_COMB 111 = PID_ERROR_COMB
		STAT_10_SEL	8:6	RW	2	Indicates status for DD12 input. See STAT_11_SEL for selection values.
		STAT_9_SEL	5:3	RW	1	Indicates status for DD12 input. See STAT_11_SEL for selection values.
		STAT_8_SEL	2:0	RW	0	Indicates status for DD12 input. See STAT_11_SEL for selection values.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
		RSVD	15:12	RO	0	Reserved.
71	STAT_CH3	STAT_15_SEL	11:9	RW	3	Indicates status for DDI3 input. 000 = LOCK 001 = TRS_PERR 010 = PID_DETECTED 011 = PID_ERROR 100 = DATA_RATE[0] 101 = DATA_RATE[1] Combined error from all inputs. 110 = TRS_PERR_COMB 111 = PID_ERROR_COMB
		STAT_14_SEL	8:6	RW	2	Indicates status for DDI3 input. See STAT_15_SEL for selection values.
		STAT_13_SEL	5:3	RW	1	Indicates status for DDI3 input. See STAT_15_SEL for selection values.
		STAT_12_SEL	2:0	RW	0	Indicates status for DDI3 input. See STAT_15_SEL for selection values.
72	STAT_OUTPUT_ENABLE	STAT_EN	15:0	RW	FFFF	When bit<n> HIGH, enables STAT<n> output buffer. One bit per pin.
		RSVD	15:1	RO	0	Reserved.
73	DM0_DELAY_EN	DELAY_EN	0:0	RW	0	When HIGH, enables programmable inter-channel output delay in DeMUX mode only.
		RSVD	15:10	RO	0	Reserved.
74	DM0_DELAY_LINK1	DELAY_LINK1	9:0	RW	0	Programmable delay for data stream 1. Maximum delay of 1024 increment steps. See Section 3.11.4 of data sheet for explanation of delay values.
		RSVD	15:10	RO	0	Reserved.
75	DM0_DELAY_LINK2	DELAY_LINK2	9:0	RW	0	Programmable delay for data stream 2. Maximum delay of 1024 increment steps. See Section 3.11.4 of data sheet for explanation of delay values.

**Table 4-5: GS12070 Control and Status Register (Continued)**

Note: Where unspecified, parameter bits MSB to LSB are mapped to DDIO/Channel/Stream [MSB:LSB]

Address <sub>n</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>n</sub>	Description
76	DM0_ DELAY_LINK3	RSVD	15:10	RO	0	Reserved.
		DELAY_LINK3	9:0	RW	0	Programmable delay for data stream 3. Maximum delay of 1024 increment steps. See Section 3.11.4 of data sheet for explanation of delay values.
77	DM0_ DELAY_LINK4	RSVD	15:10	RO	0	Reserved.
		DELAY_LINK4	9:0	RW	0	Programmable delay for data stream 4. Maximum delay of 1024 increment steps. See Section 3.11.4 of data sheet for explanation of delay values.
78	RESET_0	RSVD	15:9	RO	0	Reserved.
		RESET_DEL_ADJ	8:8	RW	0	Resets interlink delay adjustment block. <b>Note:</b> For all reset parameters, toggle the parameter HIGH to LOW to perform reset.
		RESET_CH_BLOCK	7:4	RW	0	Resets video processing block. One bit per channel.
		RESET_IN_BLOCK	3:0	RW	0	Resets input block. One bit per input block.
79	RESET_1	RSVD	15:7	RW	0	Reserved.
		CORE_RESET	6:6	RW	0	Resets entire GS12070 digital core, except the CSRs.
		RESET_M1	5:5	RW	0	Resets MUX M1 and DEMUX DM1 blocks.
		RESET_M0	4:4	RW	0	Resets MUX M0, DEMUX DM0, and programmable delay blocks.
		RESET_CHAN_ASGMT	3:0	RW	0	Resets crosspoint. One bit per output channel.
7A to 8B	RSVD	RSVD	15:0	RO	—	Reserved.

## 4.2.2 Rx Control and Status Register

**Table 4-6: Rx Control and Status Register**

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	Description
1000 to 101A	RSVD	RSVD	15:0	RW	—	Reserved.
101B	DDI_CDR_LBW	DDI3_UPDATE_CDR_LBW	15:15	ROSW	0	Write 1 to upload bandwidth settings from DDI3_CDR_LBW. The register will be automatically set back to 0 when the CDR bandwidth is updated. <b>Note:</b> The DDI3_UPDATE_CDR_LBW bit is not updated until DDI3 is enabled (powered up in the selected mode and $\overline{ISP}$ is LOW).
		DDI3_CDR_LBW	14:13	RW	1	Loop bandwidth settings: 00 = LOW 01 = Default 10 = HIGH 11 = Default  See <a href="#">CDR Bandwidth Settings</a> for bandwidth values.
		DDI2_UPDATE_CDR_LBW	12:12	ROSW	0	See DDI3_UPDATE_CDR_LBW.
		DDI2_CDR_LBW	11:10	RW	1	See DDI3_CDR_LBW for settings.
		DDI1_UPDATE_CDR_LBW	9:9	ROSW	0	See DDI3_UPDATE_CDR_LBW.
		DDI1_CDR_LBW	8:7	RW	1	See DDI3_CDR_LBW for settings.
		DDI0_UPDATE_CDR_LBW	6:6	ROSW	0	See DDI3_UPDATE_CDR_LBW.
		DDI0_CDR_LBW	5:4	RW	1	See DDI3_CDR_LBW for settings.
		RSVD	3:0	RW	F	Reserved.
101C to 1022	RSVD	RSVD	15:0	RW	—	Reserved.
1023	DDIO_EQ_UPDT	DDIO_EQ_UPDATE	15:14	ROSW	0	Write 3 to update DDIO_EQ settings. The register will automatically revert back to 0 when the settings are updated
		DDIO_EQ	13:0	ROSW	908	For EQ values, see <a href="#">Table 3-2</a> in data sheet.

**Table 4-6: Rx Control and Status Register (Continued)**

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	Description
1024	DDI1_EQ_UPDT	DDI1_EQ_UPDATE	15:14	ROSW	0	Write 3 to update DDI1_EQ settings. The register will automatically revert back to 0 when the settings are updated
		DDI1_EQ	13:0	ROSW	908	For EQ values, see <a href="#">Table 3-2</a> in data sheet.
1025	DDI2_EQ_UPDT	DDI2_EQ_UPDATE	15:14	ROSW	0	Write 3 to update DDI2_EQ settings. The register will automatically revert back to 0 when the settings are updated
		DDI2_EQ	13:0	ROSW	908	For EQ values, see <a href="#">Table 3-2</a> in data sheet.
1026	DDI3_EQ_UPDT	DDI3_EQ_UPDATE	15:14	ROSW	0	Write 3 to update DDI3_EQ settings. The register will automatically revert back to 0 when the settings are updated
		DDI3_EQ	13:0	ROSW	908	For EQ values, see <a href="#">Table 3-2</a> in data sheet.
1027 to 10F9	RSVD	RSVD	15:0	RW	—	Reserved.

## 4.2.3 Tx Control and Status Registers

**Table 4-7: Tx Control and Status Registers**

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	Description		
2000 to 2013	RSVD	RSVD	15:0	RW	—	Reserved.		
		RSVD	15:12	RO	0	Reserved.		
2014	DDO_DRV_AMP	DDO0_AMP	11:9	RW	0	DDO0 output Driver Amplitude settings.		
							DDO0_AMP	Differential Amplitude (mV <sub>ppd</sub> )
						0	400	
						1	500	
						2	600	
						3	700	
						4	800	
						5	900	
						6	1000	
						7	400	
	<b>Note:</b> This value will be loaded into the GS12070 once the DDO0_DRV_AMP_UPDATE parameter is set HIGH.							
	DDO1_AMP	8:6	RW	0	See DDO0_AMP for DDO1 Driver Amplitude settings.			
	DDO2_AMP	5:3	RW	0	See DDO0_AMP for DDO2 Driver Amplitude settings.			
	DDO3_AMP	2:0	RW	0	See DDO0_AMP for DDO3 Driver Amplitude settings.			
2015	RSVD	RSVD	15:0	RW	1	Reserved.		
2016	RSVD	RSVD	15:0	RW	400	Reserved.		
2017	RSVD	RSVD	15:0	RW	3	Reserved.		
2018 to 2019	RSVD	RSVD	15:0	RW	0	Reserved.		

**Table 4-7: Tx Control and Status Registers (Continued)**

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	Description
201A	DDO_LBW	DDO0_LBW	15:12	RW	0	See <a href="#">Table 3-15: DDO Loop Bandwidth Setting</a> . <b>Note:</b> This value will be loaded into the GS12070 once the DDO0_UPDATE_LBW parameter is set HIGH.
		DDO1_LBW	11:8	RW	0	See <a href="#">Table 3-15: DDO Loop Bandwidth Setting</a> .
		DDO2_LBW	7:4	RW	0	See <a href="#">Table 3-15: DDO Loop Bandwidth Setting</a> .
		DDO3_LBW	3:0	RW	0	See <a href="#">Table 3-15: DDO Loop Bandwidth Setting</a> .
201B	DDO_LBW_UPDT	RSVD	15:4	RO	0	Reserved.
		DDO0_UPDATE_LBW	3:3	ROSW	0	Write 1 to upload DDO loop bandwidth settings from DDO0_LBW. The register will be automatically set back to 0 when the DDO loop bandwidth is updated. <b>Note:</b> Bits are not updated if DDO0 is idle ( <a href="#">Table 3-14</a> ) or manually powered down.
		DDO1_UPDATE_LBW	2:2	ROSW	0	See DDO0_UPDATE_LBW.
		DDO2_UPDATE_LBW	1:1	ROSW	0	See DDO0_UPDATE_LBW.
		DDO3_UPDATE_LBW	0:0	ROSW	0	See DDO0_UPDATE_LBW.
		RSVD	15:4	RO	0	Reserved.
201C	DDO_DRV_UPDT	DDO0_DRV_AMP_UPDATE	3:3	ROSW	0	Write 1 to update DDO driver amplitude settings from DDO0_AMP parameter. The register will be automatically set back to 0 when the amplitude is updated.
		DDO1_DRV_AMP_UPDATE	2:2	ROSW	0	See DDO0_DRV_AMP_UPDATE.
		DDO2_DRV_AMP_UPDATE	1:1	ROSW	0	See DDO0_DRV_AMP_UPDATE.
		DDO3_DRV_AMP_UPDATE	0:0	ROSW	0	See DDO0_DRV_AMP_UPDATE.
201D to 2036	RSVD	RSVD	15:0	RW	—	Reserved.



**Table 4-7: Tx Control and Status Registers (Continued)**

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	Description																																							
2037	OUTPUT_PWR_DOWN	OUTPUT_PWR_DOWN	15:0	RW	0	<p>This register provides power down control of the DDO&lt;n&gt; outputs.</p> <p>0 = enables DDO&lt;n&gt; output 1 = disables DDO&lt;n&gt; output</p> <table border="1"> <thead> <tr> <th>bit group</th> <th>bit</th> <th>DDO&lt;n&gt; Power Down Assignment</th> </tr> </thead> <tbody> <tr> <td rowspan="4">[15:12]</td> <td>15</td> <td>DDO0</td> </tr> <tr> <td>14</td> <td>DDO1</td> </tr> <tr> <td>13</td> <td>DDO2</td> </tr> <tr> <td>12</td> <td>DDO3</td> </tr> <tr> <td rowspan="4">[11:8]</td> <td>11</td> <td>DDO0</td> </tr> <tr> <td>10</td> <td>DDO1</td> </tr> <tr> <td>9</td> <td>DDO2</td> </tr> <tr> <td>8</td> <td>DDO3</td> </tr> <tr> <td rowspan="4">[7:4]</td> <td>7</td> <td>DDO0</td> </tr> <tr> <td>6</td> <td>DDO1</td> </tr> <tr> <td>5</td> <td>DDO2</td> </tr> <tr> <td>4</td> <td>DDO3</td> </tr> <tr> <td rowspan="4">[3:0]</td> <td>3</td> <td>DDO0</td> </tr> <tr> <td>2</td> <td>DDO1</td> </tr> <tr> <td>1</td> <td>DDO2</td> </tr> <tr> <td>0</td> <td>DDO3</td> </tr> </tbody> </table>	bit group	bit	DDO<n> Power Down Assignment	[15:12]	15	DDO0	14	DDO1	13	DDO2	12	DDO3	[11:8]	11	DDO0	10	DDO1	9	DDO2	8	DDO3	[7:4]	7	DDO0	6	DDO1	5	DDO2	4	DDO3	[3:0]	3	DDO0	2	DDO1	1	DDO2	0	DDO3
bit group	bit	DDO<n> Power Down Assignment																																											
[15:12]	15	DDO0																																											
	14	DDO1																																											
	13	DDO2																																											
	12	DDO3																																											
[11:8]	11	DDO0																																											
	10	DDO1																																											
	9	DDO2																																											
	8	DDO3																																											
[7:4]	7	DDO0																																											
	6	DDO1																																											
	5	DDO2																																											
	4	DDO3																																											
[3:0]	3	DDO0																																											
	2	DDO1																																											
	1	DDO2																																											
	0	DDO3																																											

**Note:** The power-down bit assigned to a DDO<n> output across four-bit groups must be the same.

See [Section 3.4.3](#) for more information.

**Table 4-7: Tx Control and Status Registers (Continued)**

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	Description
		RSVD	15:8	RO	0	Reserved.
2038	DDO_DRIVER_DISABLE	DDO_DISABLE_OW_EN	7:4	RW	0	<p>Enables the DDO_DISABLE register setting – one bit per DDO output.</p> <p>Bit 7 – DDO0                      Bit 6 – DDO1                      Bit 5 – DDO2                      Bit 4 – DDO3</p> <p><b>Note:</b> Only select bits that are related to the desired output to be manually disabled.</p>
		DDO_DISABLE	3:0	RW	0	<p>'1' Disables the DDO output – one bit per DDO output.</p> <p>Bit 3 – DDO0                      Bit 2 – DDO1                      Bit 1 – DDO2                      Bit 0 – DDO3</p>
2039 to 20C7	RSVD	RSVD	15:0	RW	—	Reserved.

## 4.2.4 Video Pattern Generator Control Registers

**Table 4-8: Video Pattern Generator Control Registers**

See “Generating Video Patterns with GS12070 UHD-SDI Gearbox Application Note” (PDS-061505) for a more detailed description of register control functions.

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	
3000	PG_MODE	RSVD	15:13	RO	0	Reserved.
		YC_RAMP_LIMIT_SEL	12:11	RW	0	Selects Luma (Y)/Chroma (C) limits: 00 = SMPTE 10 = Full X1 = Custom limit and step for Y ramp
		YC_RAMP_SEL	10:7	RW	0	Selects Luma (Y)/Chroma (C) ramp type. See “Generating Video Patterns with GS12070 UHD-SDI Gearbox Application Note” (PDS-061505).
		PG_LINE_SEL	6:6	RW	0	Set: 1 = for 2048 line standards 0 = for 1920 line standards
		RSVD	5:4	RO	0	Reserved.
		PG_PATTERN_SEL	3:0	RW	0	Selects a pattern. See <a href="#">Table 3-33</a> .
3001	RSVD_REG	RSVD	15:0	RW	0	Reserved.
3002	H_REGION_0	RSVD	15:11	RO	0	Reserved.
		H_REGION_0	10:0	RW	0	Selects horizontal region for custom pattern.
3003	H_REGION_1	RSVD	15:11	RO	0	Reserved.
		H_REGION_1	10:0	RW	0	Selects horizontal region for custom pattern.
3004	H_REGION_2	RSVD	15:11	RO	0	Reserved.
		H_REGION_2	10:0	RW	0	Selects horizontal region for custom pattern.
3005	H_REGION_3	RSVD	15:11	RO	0	Reserved.
		H_REGION_3	10:0	RW	0	Selects horizontal region for custom pattern.
3006	H_REGION_4	RSVD	15:11	RO	0	Reserved.
		H_REGION_4	10:0	RW	0	Selects horizontal region for custom pattern.

**Table 4-8: Video Pattern Generator Control Registers (Continued)**

See “Generating Video Patterns with GS12070 UHD-SDI Gearbox Application Note” (PDS-061505) for a more detailed description of register control functions.

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	
3007	H_REGION_5	RSVD	15:11	RO	0	Reserved.
		H_REGION_5	10:0	RW	0	Selects horizontal region for custom pattern.
3008	H_REGION_6	RSVD	15:11	RO	0	Reserved.
		H_REGION_6	10:0	RW	0	Selects horizontal region for custom pattern.
3009	H_REGION_7	RSVD	15:11	RO	0	Reserved.
		H_REGION_7	10:0	RW	0	Selects horizontal region for custom pattern.
300A	H_REGION_8	RSVD	15:11	RO	0	Reserved.
		H_REGION_8	10:0	RW	0	Selects horizontal region for custom pattern.
300B	H_REGION_9	RSVD	15:11	RO	0	Reserved.
		H_REGION_9	10:0	RW	0	Selects horizontal region for custom pattern.
300C	H_REGION_10	RSVD	15:11	RO	0	Reserved.
		H_REGION_10	10:0	RW	0	Selects horizontal region for custom pattern.
300D	H_REGION_11	RSVD	15:11	RO	0	Reserved.
		H_REGION_11	10:0	RW	0	Selects horizontal region for custom pattern.
300E	H_REGION_12	RSVD	15:11	RO	0	Reserved.
		H_REGION_12	10:0	RW	0	Selects horizontal region for custom pattern.
300F	H_REGION_13	RSVD	15:11	RO	0	Reserved.
		H_REGION_13	10:0	RW	0	Selects horizontal region for custom pattern.
3010	H_REGION_14	RSVD	15:11	RO	0	Reserved.
		H_REGION_14	10:0	RW	0	Selects horizontal region for custom pattern.
3011	V_REGION_0	RSVD	15:11	RO	0	Reserved.
		V_REGION_0	10:0	RW	0	Selects vertical region for custom pattern.

## Table 4-8: Video Pattern Generator Control Registers (Continued)

See “Generating Video Patterns with GS12070 UHD-SDI Gearbox Application Note” (PDS-061505) for a more detailed description of register control functions.

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	
3012	V_REGION_1	RSVD	15:11	RO	0	Reserved.
		V_REGION_1	10:0	RW	0	Selects vertical region for custom pattern.
3013	V_REGION_2	RSVD	15:11	RO	0	Reserved.
		V_REGION_2	10:0	RW	0	Selects vertical region for custom pattern.
3014	V_REGION_3	RSVD	15:11	RO	0	Reserved.
		V_REGION_3	10:0	RW	0	Selects vertical region for custom pattern.
3015	V_REGION_4	RSVD	15:11	RO	0	Reserved.
		V_REGION_4	10:0	RW	0	Selects vertical region for custom pattern.
3016	V_REGION_5	RSVD	15:11	RO	0	Reserved.
		V_REGION_5	10:0	RW	0	Selects vertical region for custom pattern.
3017	V_REGION_6	RSVD	15:11	RO	0	Reserved.
		V_REGION_6	10:0	RW	0	Selects vertical region for custom pattern.
3018	V_REGION_7	RSVD	15:11	RO	0	Reserved.
		V_REGION_7	10:0	RW	0	Selects vertical region for custom pattern.
3019	V_REGION_8	RSVD	15:11	RO	0	Reserved.
		V_REGION_8	10:0	RW	0	Selects vertical region for custom pattern.
301A	V_REGION_9	RSVD	15:11	RO	0	Reserved.
		V_REGION_9	10:0	RW	0	Selects vertical region for custom pattern.
301B	V_REGION_10	RSVD	15:11	RO	0	Reserved.
		V_REGION_10	10:0	RW	0	Selects vertical region for custom pattern.
301C	V_REGION_11	RSVD	15:11	RO	0	Reserved.
		V_REGION_11	10:0	RW	0	Selects vertical region for custom pattern.

## Table 4-8: Video Pattern Generator Control Registers (Continued)

See “Generating Video Patterns with GS12070 UHD-SDI Gearbox Application Note” (PDS-061505) for a more detailed description of register control functions.

Address <sub>h</sub>	Register Name	Parameter Name	Bit Slice	R/W	Reset Value <sub>h</sub>	
301D	V_REGION_12	RSVD	15:11	RO	0	Reserved.
		V_REGION_12	10:0	RW	0	Selects vertical region for custom pattern.
301E	V_REGION_13	RSVD	15:11	RO	0	Reserved.
		V_REGION_13	10:0	RW	0	Selects vertical region for custom pattern.
301F	V_REGION_14	RSVD	15:11	RO	0	Reserved.
		V_REGION_14	10:0	RW	0	Selects vertical region for custom pattern.
3020 to 3024	RSVD	RSVD	15:0	RW	0	Reserved.
3025	YRAMP_H_START	RSVD	15:11	RO	0	Reserved.
		YRAMP_H_START	10:0	RW	0	Start Y/C value of the ramp.
3026	YRAMP_H_STEP	RSVD	15:11	RO	0	Reserved.
		YRAMP_H_STEP	10:0	RW	0	Horizontal ramp increment.
3027	YRAMP_V_STEP	RSVD	15:11	RO	0	Reserved.
		YRAMP_V_STEP	10:0	RW	0	Vertical ramp increment.
3028	Y_BLANKING	Y_BLANKING	15:0	RW	40	Y value in the blanking region.
3029	C_BLANKING	C_BLANKING	15:0	RW	200	C value in the blanking region.
302A to 30FF	RSVD	RSVD	15:0	RW	0	Reserved.
3100 to 31FF	Y_VALUE_1 to Y_VALUE_256	RSVD	15:10	RO	0	Reserved.
		Y_VALUE_1 to Y_VALUE_256	9:0	RW	0	Y value for pixels on position defined by H_REGION_N and V_REGION_N.
3200 to 32FF	C_B_VALUE_1 to C_B_VALUE_256	RSVD	15:10	RO	0	Reserved.
		C_B_VALUE_1 to C_B_VALUE_256	9:0	RW	0	C <sup>b</sup> value for pixels on position defined by H_REGION_N and V_REGION_N.
3300 to 33FF	C_R_VALUE_1 to C_R_VALUE_256	RSVD	15:10	RO	0	Reserved.
		C_R_VALUE_1 to C_R_VALUE_256	9:0	RW	0	C <sup>r</sup> value for pixels on position defined by H_REGION_N and V_REGION_N.

# 5. Application Information

## 5.1 Typical Application Circuit





Figure 5-1: GS12070 Typical Application Circuit 1

**Note:** The capacitor on REXT\_RX is recommended to filter any noise on the sensitive analog pin.

Power Decoupling



Notes:

1. Place local decoupling capacitors close to GS12070 power supply.
2. Bulk decoupling capacitors vary with board design.




Figure 5-2: GS12070 Typical Application Circuit 2



# 6. Package & Ordering Information

## 6.1 Package Dimensions





Figure 6-1: Package Dimensions

## 6.2 Recommended PCB Footprint



NOTE: All dimensions are in millimeters.

Figure 6-2: Recommended PCB Footprint

## 6.3 Packaging Data

Table 6-1: Packaging Data

Parameter	Value
Package Type	196 ball BGA / 12mm x 12mm / 0.8mm pad pitch
Moisture Sensitivity Level	MSL3
Junction to Air Thermal Resistance, $\theta_{j-a}$ (at zero airflow)	23.0 °C/W
Junction to Board Thermal Resistance, $\theta_{j-b}$	11.3 °C/W
Junction to Case Thermal Resistance, $\theta_{j-c}$	0.15 °C/W
Psi, $\Psi$ – Junction-to-Top Characterization Parameter	4e <sup>-2</sup>
Pb-free and RoHS compliant	Yes

## 6.4 Solder Reflow Profile





Figure 6-3: Maximum Pb-free Solder Reflow Profile

## 6.5 Marking Diagram



Marking for the 12 x 12mm FCBGA, 196 Solder Balls Package:  
 nnnnnn = Package Marking, Lead-free Indicator (Example: GS12070e1)  
 xxxxxxx = Lot Trace Code  
 ●YYWWHAU = Pin 1 Indicator, Date Code, Risk Mass Production or Mass Production

Figure 6-4: GS12070 Marking Diagram

---

## 6.6 Ordering Information

**Table 6-2: Ordering Information**

Part Number	Package	Temperature Range
GS12070 - IBE3	12mm x 12mm 196-Ball BGA	-40°C to +85°C



---

#### **IMPORTANT NOTICE**

Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Semtech assumes no liability for any errors in this document, or for the application or design described herein. Semtech reserves the right to make changes to the product or this document at any time without notice. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Semtech warrants performance of its products to the specifications applicable at the time of sale, and all sales are made in accordance with Semtech's standard terms and conditions of sale.

SEMTECH PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS, OR IN NUCLEAR APPLICATIONS IN WHICH THE FAILURE COULD BE REASONABLY EXPECTED TO RESULT IN PERSONAL INJURY, LOSS OF LIFE OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. INCLUSION OF SEMTECH PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE UNDERTAKEN SOLELY AT THE CUSTOMER'S OWN RISK. Should a customer purchase or use Semtech products for any such unauthorized application, the customer shall indemnify and hold Semtech and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs damages and attorney fees which could arise.

The Semtech name and logo are registered trademarks of the Semtech Corporation. All other trademarks and trade names mentioned may be marks and names of Semtech or their respective companies. Semtech reserves the right to make changes to, or discontinue any products described in this document without further notice. Semtech makes no warranty, representation or guarantee, express or implied, regarding the suitability of its products for any particular purpose. All rights reserved.

© Semtech 2018

---

## **Contact Information**

**Semtech Corporation**  
200 Flynn Road, Camarillo, CA 93012  
Phone: (805) 498-2111, Fax: (805) 498-3804  
[www.semtech.com](http://www.semtech.com)