

January 2015

FAN6604 Highly Integrated Green-Mode PWM Controller

Features

- High-Voltage Startup
- AC Input Brownout Protection with Hysteresis
- Line Compensation by Current Limit
- Low Operating Current: 1.5 mA
- Linearly Decreasing PWM Frequency to 22 kHz with Cycle Skipping
- Frequency Hopping to Reduce EMI Emission
- Fixed PWM Frequency: 65 kHz
- Peak-Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Leading-Edge Blanking (LEB)
- Internal Open-Loop Protection
- GATE Output Maximum Voltage Clamp: 13 V
- V_{DD} Under-Voltage Lockout (UVLO)
- V_{DD} Over-Voltage Protection (OVP)
- Programmable Over-Temperature Protection (OTP)
- Internal Latch Circuit (OVP, OTP)
- Open-Loop Protection (OLP); Restart for FAN6604MRMX, Latch for FAN6604MLMX
- SENSE Short-Circuit Protection (SSCP)
- Built-in 8 ms Soft-Start Function

Applications

General-purpose switch-mode power supplies (SMPS) and flyback power converters, including:

Power Adapters

Description

The highly integrated FAN6604 PWM controller provides several features to enhance the performance of flyback converters. To minimize standby power consumption, a proprietary Green-Mode function provides off-time modulation to continuously decrease the switching frequency under light-load conditions.

Under zero-load and very light-load conditions, FAN6604 saves PWM pulses by entering "deep" Burst Mode. Burst Mode enables the power supply to meet international power conservation requirements.

FAN6604 also integrates a frequency-hopping function that helps reduce EMI emission of a power supply with minimum line filters. The built-in synchronized slope compensation helps achieve stable peak-current control. Add in current limit to keep constant output power over universal AC input range. The gate output is clamped at 13 V to protect the external MOSFET from over-voltage damage.

Other protection functions include AC input brownout protection with hysteresis, sense pin short-circuit protection, and V_{DD} over-voltage protection. For over-temperature protection, an external NTC thermistor can be applied to sense the external switcher's temperature. When V_{DD} OVP or OTP are activated, an internal latch circuit is used to latch-off the controller. The Latch Mode is reset when the V_{DD} supply is removed.

FAN6604 is available in an 8-pin SOP package.

Ordering Information

| Part Number Operating Temperature Range | | Package | Packing Method | |
|---|--|--|----------------|--|
| FAN6604MRMX | | 8-Pin, Small Outline Package (SOP) | Tape & Reel | |
| -40 to +105°C | | 6-Fill, Siliali Outilile Fackage (SOF) | | |

Application Diagram






Figure 1. Typical Application

Internal Block Diagram



rigure 2. Functional Block Diagram

Marking Information



- F Fairchild Logo
- Z Plant Code
- X 1-Digit Year Code
- Y 1-Digit Week Code
- TT 2-Digit Die Run Code
- T Package Type (M=SOP)
- M Manufacture Flow Code

Figure 3. Top Mark

Pin Configuration




Figure 4. Pin Configuration (Top View)

Pin Definitions

| Pin# | Name | Description | | | |
|------|--|---|--|--|--|
| 1 | GND | Ground . This pin is used for the ground potential of all the pins. A 0.1 μF decoupling capacitor placed between VDD and GND is recommended. | | | |
| 2 | FB | dback . The output voltage feedback information from the external compensation circuit is fed this pin. The PWM duty cycle is determined by this pin and the current-sense signal from Pin FAN6604 performs open-loop protection (OLP); if the FB voltage is higher than a threshold age (around 4.6 V) for more than 56 ms, the controller latches off the PWM. | | | |
| 3 | NC | No Connection | | | |
| 4 | HV | ligh-Voltage Startup . This pin is connected to the line input via a 1N4007 and 200 k Ω resistor a achieve brownout. Once the voltage on the HV pin is lower than the brownout voltage, PWM output turns off. | | | |
| 5 | RT | Over-Temperature Protection . An external NTC thermistor is connected from this pin to GND The impedance of the NTC decreases at high temperatures. Once the voltage on the RT pin drops below the threshold voltage, the controller latches off the PWM. If RT pin is not connected to an NTC resistor for Over-Temperature Protection, a 100 k Ω resistor is recommend to connect the RT pin to the GND pin. This pin is limited by an internal clamping circuit. | | | |
| 6 | SENSE Current Sense. This pin is used to sense the MOSFET current for the current-mode PWM and current limiting. To achieve high/low line compensation, current limit is built-in. | | | | |
| 7 | VDD | Supply Voltage . IC operating current and MOSFET driving current are supplied using this pin. This pin is connected to an external bulk capacitor of typically 47 μ F. The threshold voltages for turn-on and turn-off are 17 V and 10 V, respectively. The operating current is lower than 2 mA. | | | |
| 8 | GATE | Gate Drive Output . The totem-pole output driver for the power MOSFET. It is internally clamped below 13 V. | | | |

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | | Min. | Max. | Unit |
|--------------------|---|--------------------------------------|------|------|------|
| V_{VDD} | DC Supply Voltage ^(1,2) | | | 30 | V |
| V _{FB} | FB Pin Input Voltage | | -0.3 | 6.0 | V |
| V _{SENSE} | SENSE Pin Input Voltage | | -0.3 | 6.0 | V |
| V_{RT} | RT Pin Input Voltage | | -0.3 | 6.0 | V |
| V_{HV} | HV Pin Input Voltage | | | 500 | V |
| P _D | Power Dissipation (T _A <50°C) | | | 400 | mW |
| Θ_{JA} | Thermal Resistance (Junction-to-Air) | | 14 | 150 | °C/W |
| TJ | Operating Junction Temperature | | -40 | +125 | °C |
| T _{STG} | Storage Temperature Range | | -55 | +150 | °C |
| TL | Lead Temperature (Wave Soldering or IR, 10 Seconds) | | | +260 | °C |
| ESD | Electrostatic Discharge Capability, | Human Body Model; JESD22-A114 | | 5000 | V |
| | All Pins Except HV Pin | Charged Device Model; JESD22-C101 | | 2000 | V |

Notes:

- 1. All voltage values, except differential voltages, are given with respect to the network ground terminal.
- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
- 3. ESD with HV pin: CDM=1000 V and HBM=1000 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|-----------------|---------------------|------|------|------|------|
| R _{HV} | HV Startup Resistor | 150 | 200 | 250 | kΩ |

Electrical Characteristics

 V_{DD} =11~24 V and T_A =-40~105°C unless otherwise noted.

| Symbol | Parameter | Condition | Min. Typ. | | Max. | Unit | |
|-------------------------|--|---|-----------------------------|-----------------------------|-----------------------------|------|--|
| V _{DD} Section | on | | | | • | | |
| V _{OP} | Continuously Operating Voltage | | | | 24 | V | |
| V _{DD-ON} | Start Threshold Voltage | | 16 | 17 | 18 | V | |
| $V_{DD\text{-}OFF}$ | Minimum Operating Voltage | | 9 | 10 | 11 | V | |
| $V_{\text{DD-OLP}}$ | I _{DD-OLP} Off Voltage | | 5 | 6.5 | 8 | V | |
| $V_{\text{DD-LH}}$ | Threshold Voltage on VDD Pin for Latch-Off Release Voltage | | 3.5 | 4.0 | 4.5 | V | |
| $V_{\text{DD-AC}}$ | Threshold Voltage on VDD Pin for Disable AC Recovery to Avoid Startup Failed | | V _{DD-OFF} +2.8 | V _{DD-OFF} +3.3 | V _{DD-OFF} +3.8 | V | |
| I _{DD-ST} | Startup Current | V _{DD-ON} – 0.16 V | | | 30 | μΑ | |
| I _{DD-OP1} | Operating Supply Current, PWM Operation | V _{DD} =20 V, FB=3 V Gate Open | | 1.5 | 2.0 | mA | |
| I _{DD-OP2} | Operating Supply Current, Gate Stop | V _{DD} =20 V, FB=3 V | | 1.0 | 1.5 | mA | |
| I _{LH} | Operating Current at PWM-Off Phase Under Latch-Off Conduction | V _{DD} =5 V | 30 | 60 | 90 | μΑ | |
| I _{DD-OLP} | Internal Sink Current Under Latch- Off Conduction | V _{DD-OLP} +0.1 V, T _A =25°C | 150 | 180 | 210 | μΑ | |
| $V_{\text{DD-OVP}}$ | V _{DD} Over-Voltage Protection | | 24 | 25 | 26 | V | |
| t _{D-VDDOVP} | V _{DD} Over-Voltage Protection Debounce Time | | 90 | 180 | 270 | μs | |
| HV Sectio | n | | | | | | |
| I _{HV} | Supply Current from HV Pin | V _{AC} =90 V (V _{DC} =120 V), V _{DD} =0 V, T _A =25°C | 2.0 | 3.5 | 5.0 | mA | |
| I _{HV-LC} | Leakage Current after Startup | HV=500 V, V _{DD} =V _{DD-OFF} +1 V | | 1 | 20 | μΑ | |
| V _{AC-OFF} | Brownout Threshold | DC Source Series R=200 kΩ to HV Pin See Equation (1) | 92 | 102 | 112 | V | |
| V _{AC-ON} | Brown-In Threshold | DC Source Series R=200 kΩ to HV Pin See Equation (2) | 104 | 114 | 124 | V | |
| ΔV_{AC} | Vac-on - Vac-off | DC Source Series R=200 kΩ to HV Pin | 6 | 12 | 18 | V | |
| ts-cycle | 1: 1/4 (4) | FB > V _{FB-N} | | 220 | | 1 | |
| | Line Voltage Sample Cycle ⁽⁴⁾ | FB < V _{FB-G} | | 650 | | μs | |
| t _{H-TIME} | Line Voltage Hold Period ⁽⁴⁾ | | | 20 | | μs | |
| | DIAMA Turn off Dalasses Time | FB > V _{FB-N} | 58 | 70 | 82 | ms | |
| t _{D-AC-OFF} | PWM Turn-off Debounce Time | FB < V _{FB-G} | 150 | 200 | 250 | ms | |

Note:

4. Guaranteed by design.

Continued on the following page...




Figure 5. Brownout Circuit




Figure 6. Brownout Behavior




Figure 7. $V_{\text{DD-AC}}$ and AC Recovery

Electrical Characteristics (Continued)

 V_{DD} =11~24 V and T_A =-40~105°C unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit |
|----------------------|---|--|-------|-------|-------|------|
| Oscillator | Section | | | | | |
| fosc | Frequency in Normal Mode | Center Frequency, T _A =25°C | 61 | 65 | 69 | kHz |
| | | Hopping Range | ±3.7 | ±4.2 | ±4.7 | |
| t _{HOP} | Hopping Period | | 12.0 | 13.5 | 15.0 | ms |
| f _{OSC-G} | Green-Mode Frequency | | 19 | 22 | 25 | kHz |
| f_{DV} | Frequency Variation vs. V _{DD} Deviation | V _{DD} =11 V to 22 V | | | 5 | % |
| f _{DT} | Frequency Variation vs. Temperature Deviation | T _A =-40 to +105°C | | | 5 | % |
| Feedback | Input Section | | | | l | |
| A _V | Input Voltage to Current-Sense Attenuation | - / | 1/4.5 | 1/4.0 | 1/3.5 | V/V |
| Z_FB | Input Impedance | | 13 | 15 | 17 | kΩ |
| V _{FB-OPEN} | Output High Voltage | FB Pin Open | 4.8 | 5.0 | 5.2 | V |
| V_{FB-OLP} | FB Open-Loop Trigger Level | | 4.3 | 4.6 | 4.9 | V |
| t _{D-OLP} | Delay Time of FB Pin Open-Loop Protection | | 50 | 57 | 64 | ms |
| V_{FB-N} | Green-Mode Entry FB Voltage | Pin, FB Voltage (FB=V _{FB-N}), T _A =25°C | 2.6 | 2.8 | 3.0 | V |
| | Green-wode Littly I B Voltage | Hopping Range | ±3.7 | ±4.2 | ±4.7 | kHz |
| V_{FB-G} | Green-Mode Ending FB Voltage | Pin, FB Voltage (FB=V _{FB-G}) | 2.1 | 2.3 | 2.5 | V |
| | | Hopping Range ⁽⁵⁾ | ±1.27 | ±1.45 | ±1.62 | kHz |
| V _{FB-SKIP} | FB Threshold Voltage for Cycle Skipping Period Divide ⁽⁵⁾ | (V _{FB-N} +V _{FB-G})/2 | 2.35 | 2.55 | 2.75 | V |
| t _{SKIP-N} | Cycle Skipping Period ⁽⁵⁾ | $V_{\text{FB-SKIP}} < V_{\text{FB}} < V_{\text{FB-N}}$ | 180 | 200 | 220 | ms |
| t _{SKIP-G} | Cycle Skipping Period ⁽⁵⁾ | $V_{FB-G} < V_{FB} < V_{FB-SKIP}$ | 90 | 100 | 110 | ms |
| V _{FB-ZDCR} | FB Threshold Voltage for Zero-Duty Recovery | | 1.9 | 2.1 | 2.3 | V |
| V _{FB-ZDC} | FB Threshold Voltage for Zero-Duty | | 1.8 | 2.0 | 2.2 | V |

Note:

5. Guaranteed by design.

Continued on the following page...




Figure 8. V_{FB} vs. PWM Frequency

Electrical Characteristics (Continued)

 V_{DD} =11~24 V and T_A =-40~105°C unless otherwise noted.

| Symbol | Parameter | Conditions | Min. | Тур. | Max. | Unit | |
|------------------------|---|--|-------|-------|-------|------|--|
| Current-Sense Section | | | | | | | |
| t _{PD} | Delay to Output | | | 100 | 250 | ns | |
| t _{LEB} | Leading-Edge Blanking Time | | 210 | 260 | 310 | ns | |
| V_{STHFL} | Flat Threshold Voltage for Current Limit | Duty>62%, FB > V _{FB-N} | 0.46 | 0.50 | 0.54 | V | |
| V_{STHVA} | Valley Threshold Voltage for Current Limit | Duty=0% | 0.31 | 0.34 | 0.37 | ٧ | |
| V _{SSCP} | Threshold Voltage for Sense Short-Circui | t Protection | 0.03 | 0.05 | 0.07 | V | |
| t _{ON-SSCP} | On Time for V _{SSCP} Checking | | 3.85 | 4.40 | 4.95 | μs | |
| t _{D-SSCP} | Delay for Sense Short-Circuit Protection | V _{SENSE} <0.05 V | 60 | 120 | 180 | μs | |
| t _{SS} | Soft-Start Time | Startup Time | 5.5 | 7.5 | 9.5 | ms | |
| GATE Sec | tion | | | | | | |
| DCY _{MAX} | Maximum Duty Cycle | | 75.0 | 82.5 | 90.0 | % | |
| V _{GATE-L} | Gate Low Voltage | V _{DD} =15 V, I _O =50 mA | | | 1.5 | V | |
| V _{GATE-H} | Gate High Voltage | V _{DD} =12 V, I _O =50 mA | 8 | | | V | |
| I _{GATE-SINK} | Gate Sink Current ⁽⁵⁾ | V _{DD} =15 V | 300 | | | mA | |
| I _{GATE} - | Gate Source Current ⁽⁵⁾ | V _{DD} =15 V, GATE=6 V | 250 | | | mA | |
| t _r | Gate Rising Time | V _{DD} =15 V, C _L =1 nF | | 100 | | ns | |
| t _f | Gate Falling Time | V _{DD} =15 V, C _L =1 nF | - N | 50 | | ns | |
| V _{GATE} - | Gate Output Clamping Voltage | V _{DD} =22 V | 9 | 13 | 17 | V | |
| RT Sectio | n | | | | | | |
| I _{RT} | Output Current from RT Pin | | 92 | 100 | 108 | μΑ | |
| V _{RTTH1} | Over-Temperature Protection Threshold | $0.7 \text{ V} < \text{V}_{\text{RT}} < 1.05 \text{ V}, \text{ after}$ 12 ms Latch Off | 1.000 | 1.035 | 1.070 | V | |
| V _{RTTH2} | Voltage | V _{RT} < 0.7 V, After 100 μs Latch Off | 0.65 | 0.70 | 0.75 | V | |
| | | $V_{RTTH2} < V_{RT} < V_{RTTH1}$ FB > V_{FB-N} | 12 | 16 | 20 | | |
| t _{D-OTP1} | Over-Temperature Latch-Off Debounce | $V_{RTTH2} < V_{RT} < V_{RTTH1}$ FB < V_{FB-G} | 35.5 | 46.5 | 57.5 | ms | |
| | | $V_{RT} < V_{RTTH2}$, FB > V_{FB-N} | 110 | 185 | 260 | | |
| t _{D-OTP2} | | V _{RT} < V _{RTTH2} , FB < V _{FB-G} | 215 | 500 | 785 | μs | |

Note

6. Guaranteed by design.

Typical Performance Characteristics




Figure 9. Startup Current (IDD-ST) vs. Temperature




Figure 11. Start Threshold Voltage (V_{DD-ON}) vs. Temperature




Figure 13. Supply Current Drawn from HV Pin (I_{HV}) vs. Temperature




Figure 15. Frequency in Normal Mode (fosc) vs. Temperature




Figure 10. Operation Supply Current (I_{DD-OP1}) vs. Temperature




Figure 12. Minimum Operating Voltage (V_{DD-OFF}) vs. Temperature




Figure 14. HV Pin Leakage Current After Startup (I_{HV-LC}) vs. Temperature




Figure 16. Maximum Duty Cycle (DCY_{MAX}) vs. Temperature

Typical Performance Characteristics (Continued)




Figure 17. FB Open-Loop Trigger Level (V_{FB-OLP}) vs. Temperature




Figure 19. V_{DD} Over-Voltage Protection (V_{DD-OVP}) vs. Temperature




Figure 21. Over-Temperature Protection Threshold Voltage (V_{RTTH1}) vs. Temperature




Figure 23. Brown-In (V_{AC-ON}) vs. Temperature




Figure 18. Delay Time of FB Pin Open-Loop Protection (t_{D-OLP}) vs. Temperature




Figure 20. Output Current from RT Pin (I_{RT}) vs. Temperature




Figure 22. Over-Temperature Protection Threshold Voltage (V_{RTTH2}) vs. Temperature




Figure 24. Brownout (V_{AC-OFF}) vs. Temperature

Functional Description

Startup Current

For startup, the HV pin is connected to the line input through an external diode and resistor; $R_{HV},$ (1N4007 / 200 k Ω recommended). Peak startup current drawn from the HV pin is $(V_{AC}\times\sqrt{_2})$ / R_{HV} and charges the hold-up capacitor through the diode and resistor. When the V_{DD} capacitor level reaches $V_{DD\text{-}ON},$ the startup current switches off. At this moment, the V_{DD} capacitor only supplies the FAN6604 to keep the V_{DD} until the auxiliary winding of the main transformer provides the operating current.

Operating Current

Operating current is around 1.5 mA. The low operating current enables better efficiency and reduces the requirement of V_{DD} hold-up capacitance.

Green-Mode Operation

The proprietary Green-Mode function provides off-time modulation to reduce the switching frequency in light-load and no-load conditions. V_{FB} , which is derived from the voltage feedback loop, is taken as the reference. Once V_{FB} is lower than the threshold voltage (V_{FB-N}), the switching frequency is continuously decreased to the minimum Green-Mode frequency of around 22 kHz with cycle skipping.

Current Sensing / PWM Current Limiting

Peak-current-mode control is utilized to regulate output voltage and provide pulse-by-pulse current limiting. The switch current is detected by a sense resistor into the SENSE pin. The PWM duty cycle is determined by this current-sense signal and V_{FB} , the feedback voltage. When the voltage on the SENSE pin reaches around $V_{COMP} = (V_{FB} - 0.6)/4$, the switch cycle is terminated immediately.

Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense-resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

Under-Voltage Lockout (UVLO)

The turn-on and turn-off thresholds are fixed internally at 17 V and 10 V, respectively. During startup, the hold-up capacitor must be charged to 17 V through the startup resistor to enable the IC. The hold-up capacitor continues to supply V_{DD} until the energy can be delivered from auxiliary winding of the main transformer. V_{DD} must not drop below 10 V during startup. This UVLO hysteresis window ensures that hold-up capacitor is adequate to supply V_{DD} during startup.

Gate Output / Soft Driving

The BiCMOS output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 13 V Zener diode to protect power MOSFET transistors against undesirable gate over voltage. A soft driving waveform is implemented to minimize EMI.

Soft-Start

For many applications, it is necessary to minimize the inrush current at startup. The built-in 8 ms soft-start circuit significantly reduces the startup current spike and output voltage overshoot.

Slope Compensation

The sensed voltage across the current-sense resistor is used for peak-current-mode control and cycle-by-cycle current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillation. FAN6604 inserts a synchronized, positive-going, ramp at every switching cycle.

Constant Output Power Limit

When the SENSE voltage across sense resistor R_{SENSE} reaches the threshold voltage, the output GATE drive is turned off after a small delay, t_{PD} . This delay introduces an additional current proportional to $t_{PD} \cdot V_{IN} / L_P$. Since the delay is nearly constant, regardless of the input voltage V_{IN} , higher input voltage results in larger additional power. Therefore, the maximum output power at high line is higher than that of low line. To compensate this variation for a wide AC input range, a current limit uses to solve the unequal power-limit problem. The power limiter is fed to the inverting input of the current limiting comparator. This results in a lower current limit at high-line inputs than at low-line inputs.

Brownout by the HV Pin

Unlike previous PWM controllers, the FAN6604 HV pin can detect the AC line voltage to perform brownout protection. Using a fast diode and startup resistor to sample the AC line voltage, the peak value refreshes and is stored in a register at each sampling cycle. When internal update time is met, this peak value is used for brownout and current-limit level judgment. Equation (1) and (2) calculate the level of brown-in or brownout converted to RMS value. For power saving, FAN6604 enlarges the sampling cycle to lower the power loss from HV sampling at light-load condition.

$$V_{AC-ON}$$
 (RMS) = $(0.9V \times \frac{(R_{HV} + 1.6)}{1.6}) / \sqrt{2}$ (1)

$$V_{AC-OFF}$$
 (RMS) = $(0.81V \times \frac{(R_{HV} + 1.6)}{1.6}) / \sqrt{2}$ (2)

where R_{HV} is in $k\Omega$.

V_{DD} Over-Voltage Protection (OVP)

 V_{DD} over-voltage protection prevents damage due to abnormal conditions. If the V_{DD} voltage exceeds the over-voltage protection level $(V_{DD\text{-}OVP})$ and lasts for $t_{D\text{-}VDDOVP},$ the PWM pulses are disabled and V_{DD} begins to drop. As V_{DD} drops to $V_{DD\text{-}OLP},$ the internal HV startup circuit is activated and V_{DD} is charged to $V_{DD\text{-}ON}$ to restart IC. Over-voltage conditions are usually caused by open feedback loops.

Sense-Pin Short-Circuit Protection

The FAN6604 provides safety protection for Limited Power Source (LPS) tests. When the sense resistor is shorted by soldering during production, the pulse-by-pulse current limiting loses efficiency for the purpose of providing over-power protection for the unit. The unit may be damaged when the loading is larger than the maximum load. To protect against a short circuit across the current-sense resistor, the controller is designed to immediately shut down if a continuously low voltage (around 0.05 V/120 µs) on the SENSE pin is detected.

Thermal Protection

An NTC thermistor, R_{NTC} , in series with resistor R_A , can be connected from the RT pin to ground. A constant current, I_{RT} , is output from the RT pin. The voltage on the RT pin can be expressed as $V_{RT}=I_{RT} \cdot (R_{NTC}+R_{PTC})$, where I_{RT} is 100 μ A. At high ambient temperature, the R_{NTC} is smaller and so that V_{RT} decreased. When V_{RT} is less than 1.035 V (V_{RTTH1}), the PWM turns off after 16 ms (t_{D-OTP1}). If V_{RT} is less than 0.7 V (V_{RTTH2}), the PWM turns off after 185 μ s (t_{D-OTP2}). If the RT pin is not


connected to NTC resistor for over-temperature protection, connecting a series one 100 k Ω resistor to ground to prevent from noise interference is recommended. This pin is limited by an internal clamping circuit.

Limited Power Control

The FB voltage is pulled HIGH once the power supply cannot sustain the output load, such as during output-short or overload conditions. If the FB voltage remains higher than a built-in threshold for longer than $t_{D\text{-}OLP},$ PWM output is turned off. As PWM output is turned off, V_{DD} begins decreasing. When V_{DD} goes below the turn-off threshold (10 V) the controller is totally shut down and V_{DD} is continuously discharged to $V_{DD\text{-}OLP}$ (6.5 V) by $I_{DD\text{-}OLP}$ to lower the average input power. This is called two-level UVLO. V_{DD} is cycled again. This protection feature continues as long as the overloading condition persists. This prevents the power supply from overheating due to overloading conditions.

Noise Immunity

Noise on the current sense or control signal may cause significant pulse-width jitter, particularly in continuous-conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FAN6604, and increasing the power MOS gate resistance improve performance.







TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ AttitudeEngine™ FRFET®

Global Power ResourceSM Awinda[®] AX-CAP®* GreenBridge™

BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™

CorePLUS™ Gmax™ CorePOWER™ GTO™ CROSSVOLT™ IntelliMAX™ CTL™ ISOPLANAR™

Current Transfer Logic™ Making Small Speakers Sound Louder

DEUXPEED® and Better™ Dual Cool™ MegaBuck™ EcoSPARK® MIČROCOUPLER™ EfficientMax™ MicroFET™ **ESBC™**

MicroPak™ **-**® MicroPak2™ MillerDrive™ Fairchild® MotionMax™ Fairchild Semiconductor® MotionGrid® FACT Quiet Series™ MTi[®] FACT MTx® FAST[®] MVN®

FastvCore™ mWSaver® FETBench™ OptoHiT™ **FPSTM** OPTOLOGIC® OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™

QFET QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM® STEAL TH™ SuperFET® SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™

SYSTEM SYSTEM

TinyBoost[®] TinyBuck[®] TinyCalc™ TinyLogic[®] TINYOPTO™ TinvPower™ TinyPWM™ TinyWire™ TranSiC™ TriFault Detect™

TRUECURRENT®* uSerDes™

UHC

Ultra FRFET™ UniFET™ VCX^{TM} VisualMax™ VoltagePlus™ XSTM. Xsens™ 仙童™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT HTTP://WWW.FAIRCHILDSEMI.COM. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

| Definition of Terms | | | | | |
|--------------------------|-----------------------|---|--|--|--|
| Datasheet Identification | Product Status | Definition | | | |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. | | | |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. | | | |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. | | | |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. | | | |

Rev. 173

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

FAN6604MRMX FAN6604MLMX