


CMOS Digital Integrated Circuit Silicon Monolithic

TMPM3H Group(2)

General Description

- Arm® Cortex®-M3 core. Operation frequency: 1 to 80 MHz.
- Operation voltage: 2.7 to 5.5V
- Code flash: 256 to 512KB. Data flash: 32KB.
- Package: 80-pin to 144-pin. 5 types of packages are available.



Applications

Widely used for consumer products and industrial products including home appliances, OA equipment, household equipment, AV devices, and motor control devices.

Features

- ARM Cortex-M3 core
 - Operation frequency: 1 to 80 MHz
 - Memory Protection Unit (MPU)
- Low-power consumption mode
 - Operation voltage: 2.7 to 5.5V
 - Low-power consumption operation: IDLE, STOP1,STOP2
- Operation temperature: -40 to +85°C
- Internal memory
 - Code flash: 256K to 512 KB, rewritable up to 10,000 times
 - Data flash: 32 KB, rewritable up to 100,000 times
 - Data flash is rewritable in parallel with instruction execution
 - RAM: 64KB(with Parity) and Backup RAM 2 KB
- Clock
 - External high-speed oscillator: 6 MHz to 12 MHz(Ceramic, Crystal)
 - External high-speed clock input: 6 to 20 MHz
 - Internal high-speed oscillator (IHOSC1): 10 MHz, user trimming function
 - PLL: 80 MHz output
 - External low-speed oscillator: 32.768kHz
- Oscillation frequency detector (OFD): Abnormal system clock detection
- Voltage Detectoin circuit (LVD): 8 level, Generate interrupts and reset outputs
- Interruption
 - External: 15 to 32 factors,with DNF
 - internal: 124 to 136 factors
- I/O ports: GPIO: 72 to 134
 - pull-up/-down resistor,Open-drain,5V-tolerant
- On chip Debug(JTAG/SW)
- Trigger Selector(TRGSEL)
 - Expand Trigger request for DMAC ,Timer, others
- DMA Controller(DMAC)
 - DMA requests: 2units,62 to 64 factors, internal/external triggers
- Asynchronous Serial Communication Circuit (UART): 6 channels
 - 2.5Mbps(Max),FIFO(Send 8-stage, Receive 8-stage)
- Serial Peripheral Interface(TSPI): 4 to 5 channels
 - SIO/SPI mode,20Mbps(MAX),FIFO(Send 16bitx8,Receive 16bitx8)
- I²C Interface(I2C): 3 to 4 channels
 - Multi Master, Release function for Low Power Mode
- Comparator: 1 channels. EMG signal output to A-PMD
- 8-bit DA converter(DAC): 2 channels
- 12-bit ADC(ADC): 10 to 21 channel inputs
 - Sample-and-hold circuit
 - Conversion time: 1.5µs@ADCLK=40MHz
 - Self-diagnosis support function
- Advanced Programmable Motor control circuit (A-PMD): 1 channel
 - 3 phase PWM output, Synchronized with 12-bit ADC
 - Emergency stop function by external inputs (EMG0 pin, OVVO pin)
- Advanced Encoder input circuit (A-ENC): 1 channel
 - Encoder/sensor (3 types)/Timer /Phase counter mode
- 32bit Timer Event Counter (T32A)
 - 8 channels as 32-bit Timers:16 channles as 16-bit Timers
 - Interval Timer, event counter, input capture, phase difference input, PPG output, Sync Start,Trigger Start
- Realtime Clock (RTC): 1 channel
- Watchdog timer (SIWDT): 1 channel
 - Clock system other than the system clock can be selected
 - Clear window, interrupts and reset output
- Remote control singnal preprocesor (RMC): 1 channel
- CRC calculation circuit(CRC): 1channel, CRC32, CRC16

Products Lists Categorized by Functions

The product under development is contained in this table.
For the newest status of each product, Please contact your sales representative.

Table 1 Products List

Built-in Functions		TMPM3HQFDFG TMPM3HQFZFG TMPM3HQFYFG	TMPM3HPFDFG TMPM3HPFZFG TMPM3HPFYFG	TMPM3HNFDFFG TMPM3HNFZFG TMPM3HNFYFG	TMPM3HNFDFFG TMPM3HNFZDFG TMPM3HNFYDFG	TMPM3HMFDFFG TMPM3HMFZFG TMPM3HMFYFG
Memory	Code Flash (KB)	512 384 256	512 384 256	512 384 256	512 384 256	512 384 256
	Data Flash (KB)	32 32 32	32 32 32	32 32 32	32 32 32	32 32 32
	RAM (KB)	64 64 64	64 64 64	64 64 64	64 64 64	64 64 64
	Backup RAM (KB)	2	2	2	2	2
I/O port	PORT (Pin)	134	118	92	92	72
External interrupt	INT (Pin)	32	29	19	19	15
DMA	DMAC (ch)	64	64	64	64	62
Timer function	T32A (ch)	8	8	8	8	8
	RTC (ch)	1	1	1	1	1
Serial communication function	UART (ch)	6	6	6	6	6
	I ² C (ch)	4	4	3	3	3
	TSPI (ch)	5	5	4	4	4
Analog function	12-bit ADC (ch)	21	19	13	13	10
	8-bit DAC (ch)	2	2	2	2	2
	Comparat or(ch)	1	1	1	1	1
Motor Control Receiver peripherals	A-ENC (ch)	1	1	1	1	1
	A-PMD (ch)	1	1	1	1	1
Remote Control Receiver peripherals	RMC (ch)	1	1	1	1	1
Other peripherals	CRC(ch)	1	1	1	1	1
System function	LVD (ch)	1	1	1	1	1
	SIWDT (ch)	1	1	1	1	1
	OFD (ch)	1	1	1	1	1
	POR	1	1	1	1	1
Debug interface	Debug	JTAG/SW TRACE(4bit)	JTAG/SW TRACE(4bit)	JTAG/SW TRACE(4bit)	JTAG/SW TRACE(4bit)	JTAG/SW TRACE(2bit)
Package	Package type	LQFP144 (20 mm x 20 mm, 0.5 mm pitch)	LQFP128 (14 mm x 14 mm, 0.4 mm pitch)	LQFP100 (14 mm x 14 mm, 0.5 mm pitch)	QFP100 (14 mm x 20 mm, 0.65 mm pitch)	LQFP80 (12 mm x 12 mm, 0.5 mm pitch)
	Package name	P-LQFP144-2020 -0.50-002	P-LQFP128-1414 -0.40-001	P-LQFP100-1414 -050-002	P-QFP100-1420 -0.65-001	P-LQFP80-1212 -0.50-003

Contents

General Description	1
Applications	1
Features	1
Products Lists Categorized by Functions	2
Contents	3
List of Figures	6
List of Tables	7
Preface	8
Conventions	8
Terms and Abbreviations	10
1. Block Diagram	11
2. Pin Assignment	12
2.1. LQFP144	12
2.2. QFP128	13
2.3. LQFP100	14
2.4. QFP100	15
2.5. LQFP80	16
3. Memory Map	17
3.1. List of Memory Sizes	18
4. Pin Description	19
4.1. Functional Pin Name and Functions	19
4.1.1. Function Pins of Peripheral	19
4.1.2. Debug Pins	21
4.1.3. Control Pins	22
4.1.4. Power Supply Pins	23
4.2. Functional Pin and Ports Assignment (Pin Number)	24
4.3. Ports	37
4.3.1. Port Specifications Table	38
5. Functional Description and Operation Description	42
5.1. Reference Manuals	42
5.2. Processor Core	43
5.2.1. Core Information	43
5.2.2. Configurable Options	43
5.3. Clock Control and Operation mode (CG)	44
5.4. Flash Memory (Code FLASH, Data FLASH)	44
5.5. Oscillation Circuit	45
5.6. Trimming Circuit (TRM)	45
5.7. Oscillation Frequency Detector (OFD)	45
5.8. Voltage Detection Circuit (LVD)	46

5.9. Digital Noise Filter (DNF)	46
5.10. Debug Interface (DEBUG)	47
5.11. DMA Controller (DMAC)	48
5.12. Asynchronous Serial Communication Circuit (UART)	48
5.13. Serial Peripheral Interface (TSPI)	49
5.14. I ² C Interface (I ² C)	49
5.15. 8-bit Digital to Analog Converter (DAC)	50
5.16. 12-bit Analog to Digital Converter (ADC)	50
5.17. Comparator (COMP)	50
5.18. Advanced Programmable Motor Control Circuit (A-PMD)	51
5.19. Advanced Encoder Input Circuit (A-ENC)	51
5.20. 32-bit Timer Event Counter (T32A)	52
5.21. Real Time Clock (RTC)	52
5.22. Clock Selective Watchdog Timer (SIWDT)	53
5.23. Remote Control Signal Preprocessor (RMC)	53
5.24. CRC calculation circuit (CRC)	53
5.25. RAM Parity (RAMP)	54
6. Equivalent Circuit	55
6.1. Port	55
6.2. Analog Power pin	59
6.3. Control Pin	59
6.4. Clock control	60
7. Electrical Characteristics	61
7.1. Absolute Maximum Ratings	61
7.2. DC Electrical Characteristics (1/2)	62
7.3. DC Electrical Characteristics (2/2)	66
7.4. 12-bit AD Converter Characteristics	68
7.5. 8-bit DA Converter Characteristics	69
7.6. Comparator Characteristics	69
7.7. Characteristics of Internal processing at RESET	70
7.8. Characteristics of Power On Reset	70
7.9. Characteristics of Voltage Detection Circuit	71
7.10. AC Electrical Characteristics	72
7.10.1. Serial Peripheral Interface (TSPI)	72
7.10.2. I²C Interface (I²C)	80
7.10.3. 32-bit Timer Event Counter (T32A)	82
7.10.4. External Interrupt	83
7.10.5. Trigger Input (TRGINx)	84
7.10.6. Debug Communication	85
7.10.7. SCOUT Pin	88
7.10.8. Noise Filter Characteristics	88

7.10.9. External Clock Input	89
7.11. Flash Memory Characteristics	90
7.11.1. Code Flash	90
7.11.2. Data Flash	90
7.11.3. Chip Erase.....	90
7.12. Regulator	91
7.13. Oscillation Circuit.....	91
7.13.1. Internal Oscillator.....	91
7.13.2. External Oscillator	91
7.13.3. Oscillation Circuit.....	92
7.13.4. Ceramic Oscillator	92
7.13.5. Crystal Oscillator	92
7.13.6. Precautions for designing printed circuit board.....	92
8. Package Dimensions	93
8.1. P-LQFP144-2020-0.50-002	93
8.2. P-LQFP128-1414-0.40-001	94
8.3. P-LQFP100-1414-0.50-002	95
8.4. P-QFP100-1420-0.65-001	96
8.5. P-LQFP80-1212-0.50-003	97
9. Precautions	98
10. Revision History.....	99
Appendix	101
List of All pins	101
Part Naming Conventions.....	103
RESTRICTIONS ON PRODUCT USE	104

List of Figures

Figure1.1 Block diagram of the TMPM3H Group(2)	11
Figure3.1 Example of the TMPM3HQFDFG	17
Figure7.1 1 st clock edge sampling (Master)	78
Figure7.2 1 st clock edge sampling (Slave)	78
Figure7.3 2 nd clock edge sampling (Master).....	79
Figure7.4 2 nd clock edge sampling (Slave).....	79
Figure7.5 AC timing of I ² C	81
Figure 7.6 Count Pulse input.....	83
Figure7.7 JTAG/SWD waveform	86
Figure7.8 Trace signal waveform	87
Figure7.9 SCOUT wave output	88
Figure7.10 External clock input waveform	89
Figure 7.11 Oscillation circuit sample.....	92

List of Tables

Table 1 Products List	2
Table3.1 Memory sizes and addresses.....	18
Table4.1 Pin names and functions of peripheral pins.....	19
Table4.2 Debug pin names and their function.....	21
Table4.3 Control pin names and their function.....	22
Table4.4 Power supply pin names and their function.....	23
Table4.5 Signal connection List(1/13).....	24
Table4.6 Signal connection List(2/13).....	25
Table4.7 Signal connection List (3/13).....	26
Table4.8 Signal connection List (4/13).....	27
Table4.9 Signal Connection List (5/13)	28
Table4.10 Signal connection List (6/13)	29
Table4.11 Signal connection List (7/13).....	30
Table4.12 Signal connection List (8/13).....	31
Table4.13 Signal connection List (9/13)	32
Table4.14 Signal connection List (10/13).....	33
Table4.15 Signal connection List (11/13).....	34
Table4.16 Signal connection List (12/13).....	35
Table4.17 Signal connection List (13/13).....	36
Table4.18 Port names, and specifications of Port A, B, C, D, E.....	38
Table4.19 Port names, and specifications of Port F, G, H, J, K	39
Table4.20 Port names, and specifications of Port L, M, N, P, R	40
Table4.21 Port names, and specifications of Port T, U, V.....	41
Table 5.1 Reference Manuals for TMPM3H Group(2).....	42
Table 5.2 Core revision	43
Table 5.3 Configurable options and their implementations	43
Table 5.4 Built-in Oscillator	45
Table 5.5 Built-in TRM	45
Table 5.6 Built-in OFD.....	45
Table 5.7 Built-in LVD	46
Table 5.8 Number of External Interrupt (Built-in DNF)	46
Table 5.9 Built-in Debug Interface.....	47
Table 5.10 Built-in DMA.....	48
Table 5.11 Built-in UART	48
Table 5.12 Built-in TSPI	49
Table 5.13 Built-in I ² C	49
Table 5.14 Built-in DAC.....	50
Table 5.15 Built-in ADC.....	50
Table 5.16 Number of analog inputs for ADC	50
Table 5.17 Built-in Comparator	50
Table 5.18 Built-in A-PMD.....	51
Table 5.19 Built-in A-ENC	51
Table 5.20 Built-in T32A.....	52
Table 5.21 Built-in RTC	52
Table 5.22 Built-in SIWDT	53
Table 5.23 Built-in RMC	53
Table 5.24 Built-in CRC calculation circuit	53
Table 5.25 Built-in RAM parity circuit	54
Table 7.1 Absolute maximum ratings	61
Table 7.2 IDD measurement condition (Pin setting, Oscillation Circuit)	66
Table 7.3 IDD measurement condition (CPU, Peripheral).....	67
Table 10.1 Revision History	99

Preface

Conventions

- Numeric formats follow the rules as shown below:
 - Hexadecimal: 0xABCD
 - Decimal: 123 or 0d123 – Only when it needs to be explicitly shown that they are decimal numbers.
 - Binary: 0b111 – It is possible to omit the “0b” when the number of bit can be distinctly understood from a sentence.
- “_N” is added to the end of signal names to indicate low active signals.
- It is called “assert” that a signal moves to its active level, “deassert” to its inactive level.
- When two or more signal names are referred, they are described like as [m: n].
 - Example: S[3: 0] shows four signal names S3, S2, S1 and S0 together.
- The characters surrounded by [] defines the register.
 - Example: **[ABCD]**
- “n” substitutes suffix number of two or more same kind of registers, fields, and bit names.
 - Example: **[XYZ1], [XYZ2], [XYZ3] → [XYZn]**
- “x” substitutes suffix number or character of units and channels in the Register List.
 - In case of unit, “x” means A, B, and C . . .
 - Example: **[ADACR0], [ADBCR0], [ADCCR0] → [ADxCR0]**
 - In case of channel, “x” means 0, 1, and 2 . . .
 - Example: **[T32A0RUNA], [T32A1RUNA], [T32A2RUNA] → [T32AxRUNA]**
- The bit range of a register is written like as [m: n].
 - Example: Bit[3: 0] expresses the range of bit 3 to 0.
- The configuration value of a register is expressed by either the hexadecimal number or the binary number.
 - Example: **[ABCD]<EFG> = 0x01 (hexadecimal), [XYZn]<vw> = 1 (binary)**
- Word and Byte represent the following bit length.
 - Byte: 8 bits
 - Half word: 16 bits
 - Word: 32 bits
 - Double word: 64 bits
- Properties of each bit in a register are expressed as follows:
 - R: Read only
 - W: Write only
 - R/W: Read and Write are possible
- Unless otherwise specified, register access supports only word access.
- The register defined as reserved must not be rewritten. Moreover, do not use the read value.
- The value read from the bit having default value of “-” is unknown.
- When a register containing both of writable bits and read-only bits is written, read-only bits should be written with their default value. In the cases that default is “-”, follow the definition of each register.
- Reserved bits of the Write-only register should be written with their default value. In the cases that default is “-”, follow the definition of each register.
- Do not use read-modified-write processing to the register of a definition which is different by writing and read out.

Arm, Cortex and Thumb are registered trademarks of Arm Limited (or its subsidiaries) in the US
and/or elsewhere. All rights reserved.



The flash memory uses the Super Flash® technology under the license of Silicon Storage Technology, Inc.
Super Flash® is registered trademark of Silicon Storage Technology, Inc.

All other company names, product names, and service names mentioned herein may be trademarks of their
respective companies.

Terms and Abbreviations

The following words are terms or abbreviations mainly used in this datasheet.

ADC	Analog to Digital Converter
A-ENC	Advanced Encoder input Circuit
A-PMD	Advanced Programmable Motor Control Circuit
COMP	Comparator
CRC	Cyclic Redundancy Check
DAC	Digital to Analog Converter
DMAC	Direct Memory Access Controller
DNF	Digital Noise Filter
EHOSC	External High speed Oscillator
ELOSC	External Low speed Oscillator
Fm	I ² C Fast Mode
IHOSC	Internal High speed Oscillator
INT	Interrupt
I ² C	Inter-Integrated Circuit
I ² CS	I ² C wake-up circuit from Stand-by mode
LVD	Voltage Detection Circuit
NMI	Non-Maskable Interrupt
OFD	Oscillation Frequency Detector
POR	Power On Reset Circuit
RAMP	RAM Parity
RMC	Remote control signal preprocessor
RTC	Real Time Clock
SIWDT	Clock Selective Watchdog Timer
TRGSEL	Trigger Selection circuit
TRM	Trimming circuit
TSPI	Toshiba Serial Peripheral Interface
T32A	32-bit Timer Event counter
UART	Universal Asynchronous Receiver Transmitter

1. Block Diagram






Figure1.1 Block diagram of the TMPM3H Group(2)

2. Pin Assignment


2.1. LQFP144




2.2. QFP128




2.3. LQFP100



2.4. QFP100



2.5. LQFP80



3. Memory Map




Figure3.1 Example of the TMPM3HQFDFG

3.1. List of Memory Sizes

Table3.1 Memory sizes and addresses

Products		TMPM3HQFDFG TMPM3HPFDFG TMPM3HNFDGF TMPM3HNFDGDF TMPM3HMFDFG	TMPM3HQFZFG TMPM3HPFZFG TMPM3HNFZFG TMPM3HNFZDFG TMPM3HMFZFG	TMPM3HQFYFG TMPM3HPFYFG TMPM3HNFYFG TMPM3HNFYDFG TMPM3HMFYFG
Peripheral region	Code Flash (Mirror)	Size	512KB	384KB
		START	0x5E000000	0x5E000000
		END	0x5E07FFFF	0x5E05FFFF
SRAM region	Data Flash	Size	32KB	
		START	0x30000000	
		END	0x30007FFF	
	Backup RAM	Size	2KB	
		START	0x20010000	
		END	0x200107FF	
	RAM	Size	64KB	
		START	0x20000000	
		END	0x2000FFFF	
Code Region	Code Flash	Size	512KB	384KB
		START	0x00000000	0x00000000
		END	0x0007FFFF	0x0005FFFF

4. Pin Description

4.1. Functional Pin Name and Functions

4.1.1. Function Pins of Peripheral

Table4.1 Pin names and functions of peripheral pins

Peripheral function	Pin name	Input or Output	Function
Clock/Mode control (CG)	SCOUT	Output	Output pin for the system clock
Interrupt control (IA/IB)	INTx	Input	External interrupt input pin External input pin provides the noise filter (filter width: typ. 30 ns).
32-bit Timer event counter (T32A)	T32AxINA0	Input	16-bit timer-A input capture input pin 0
	T32AxINA1	Input	16-bit timer-A input capture input pin 1
	T32AxOUTA	Output	16-bit timer A output pin
	T32AxINB0	Input	16-bit timer B input capture input pin 0
	T32AxINB1	Input	16-bit timer B input capture input pin 1
	T32AxOUTB	Output	16-bit timer B output pin
	T32AxINC0	Input	32-bit timer input capture input pin 0
	T32AxINC1	Input	32-bit timer input capture input pin 1
	T32AxOUTC	Output	32-bit timer output pin
Serial peripheral interface (TSPI)	TSPIxCSIN	Input	Chip select input pin
	TSPIxCS0	Output	Chip select output pin 0
	TSPIxCS1	Output	Chip select output pin 1
	TSPIxRXD	Input	Data input pin
	TSPIxTXD	Output	Data output pin
	TSPIxSCK	I/O	Clock input/output pin
Asynchronous serial communication circuit (UART)	UTxRXD	Input	Data input
	UTxTXDA	Output	Data output pin A
	UTxTXDB	Output	Data output pin B
	UTxCTS_N	Input	Transmission control input pin
	UTxRTS_N	Output	Transmission request output pin
I ² C bus interface (I ² C)	I2CxSDA	I/O	Data input/output pin
	I2CxSCL	I/O	Clock input/output pin

Advanced Programmable Motor control circuit (A-PMD)	EMGx	Input	Emergency state detection input pin
	OVVx	Input	Over voltage detection input
	UOx	Output	U-phase output pin
	VOx	Output	V-phase output pin
	WOx	Output	W-phase output pin
	XOx	Output	X-phase output pin
	YOx	Output	Y-phase output pin
	ZOx	Output	Z-phase output pin
	PMDxDBG	Output	PMD Operation Status output pin
Advanced Encoder input circuit (A-ENC)	ENCxA	Input	Encoder input A
	ENCxB	Input	Encoder input B
	ENCxZ	Input	Encoder input Z
Analog-to-digital converter (ADC)	AINAx	Input	Analog input pin
Digital-to- analog converter (DAC)	DACx	Output	DAC output pin
Trigger input (TRGSEL)	TRGINx	Input	External trigger input pin
Remote signaling receive circuit (RMC)	RXINx	Input	Remote Signaling Data input pin
Real time clock (RTC)	RTCOUT	Output	1Hz clock output pin

Note: "x" means channel number or unit number or interrupt number.

4.1.2. Debug Pins

Table4.2 Debug pin names and their function

Debug Port	Pin name	Input or Output	Function
JTAG	TMS	Input	JTAG test mode selection input pin
	TCK	Input	JTAG serial clock input pin
	TDO	Output	JTAG serial data output pin
	TDI	Input	JTAG serial data input pin
	TRST_N	Input	JTAG test reset input pin
SW	SWDIO	I/O	Serial wire data input/output pin
	SWCLK	Input	Serial wire clock input pin
	SWV	Output	Serial wire viewer output pin
TRACE	TRACECLK	Output	Trace clock output pin
	TRACEDATA0	Output	Trace data output pin 0
	TRACEDATA1	Output	Trace data output pin 1
	TRACEDATA2	Output	Trace data output pin 2
	TRACEDATA3	Output	Trace data output pin 3

4.1.3. Control Pins

Table4.3 Control pin names and their function

	Pin name	Input or Output	Function
Control Pin	X1	Input	High-speed oscillator connection pin
	X2	Output	High-speed oscillator connection pin
	XT1	Input	Low-speed oscillator connection pin
	XT2	Output	Low-speed oscillator connection pin
	EHCLKIN	Input	External Clock signal input pin
	BOOT_N	Input	BOOT mode control pin The BOOT mode control pin is sampled on the rising edge of the RESET_N input. It's not sampled by internal Reset factor. If the BOOT mode control pin is "Low" level, the MCU enters single-boot mode. If it is "High", the MCU enters single-chip mode. For details, refer to "Flash Memory" reference manual.
	RESET_N	Input	Reset signal input pin
	MODE	Input	Mode pin This pin must be fixed to "Low" level.

4.1.4. Power Supply Pins

Table4.4 Power supply pin names and their function

	Pin name	Function
Power Supply	DVDD5A (Note 1) DVDD5B (Note 1)	Power supply pin for digital DVDD5A/B supplies the power to the following pins: PA to PC, PG2 to PG7, PH to PV, MODE, RESET_N, BOOT_N A power supply is supplied to an oscillating circuit from a built-in regulator. X1,X2,XT1,XT2
	DVSSA (Note 2) DVSSB (Note 2)	GND pin for digital
	REGOUT1 (Note 3)	Capacitor for a regulator connection pin (Note 4)
	REGOUT2 (Note 3)	Capacitor for a regulator connection pin (Note 4)
	AVDD5	Power supply pin and reference power pin (VREFH) for analog are combination pins. AVDD5 supplies the power to the following pins: PD, PE, PF, PG0 to1
	AVSS	GND pin for analog, reference GND (VREFL) for analog are combination pins.

Note1: Apply the voltage to DVDD5A and DVDD5B at the same potential except the case that the pins are not provided.

Note2: Apply the external voltage to DVSSA and DVSSB at the same potential except the case that the pins are not provided.

Note3: For REGOUT1 and REGOUT2, do not cause a short circuit with DVDD5A, DVDD5B; or DVSSA, DVSSB.

Note4: For the capacitor value, refer to the “Electrical Characteristics”

4.2. Functional Pin and Ports Assignment (Pin Number)

Following table shows a pin number of the port assignment and each product which were seen from the functional pin.

"-" means that it not have a pin or there is no assignment of a function.

Table4.5 Signal connection List(1/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
UT0TXDA	PA1	27	23	17	19	16
	PA2	26	22	16	18	15
	PM1	35	31	24	26	19
	PM2	34	30	23	25	18
UT0TXDB	PA0	28	24	18	20	17
	PM0	36	32	25	27	20
UT0RXD	PA2	26	22	16	18	15
	PA1	27	23	17	19	16
	PM2	34	30	23	25	18
	PM1	35	31	24	26	19
UT0CTS_N	PM3	33	29	22	24	-
	PM4	32	28	21	23	-
UT0RTS_N	PM4	32	28	21	23	-
	PM3	33	29	22	24	-
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
UT1TXDA	PJ1	105	92	72	74	57
	PJ2	106	93	73	75	58
	PK1	111	98	78	80	63
	PK2	112	99	79	81	64
UT1TXDB	PJ0	104	91	71	73	56
	PK0	110	97	77	79	62
UT1RXD	PJ2	106	93	73	75	58
	PJ1	105	92	72	74	57
	PK2	112	99	79	81	64
	PK1	111	98	78	80	63
UT1CTS_N	PJ3	107	94	74	76	59
	PJ4	108	95	75	77	60
	PK3	113	100	80	82	65
	PK4	114	101	81	83	66
UT1RTS_N	PJ4	108	95	75	77	60
	PJ3	107	94	74	76	59
	PK4	114	101	81	83	66
	PK3	113	100	80	82	65

Table4.6 Signal connection List(2/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
UT2TXDA	PB2	39	35	28	30	23
	PB3	40	36	29	31	24
	PL0	47	41	34	36	26
	PL1	48	42	35	37	27
UT2RXD	PB3	40	36	29	31	24
	PB2	39	35	28	30	23
	PL1	48	42	35	37	27
	PL0	47	41	34	36	26
UT2CTS_N	PB4	41	37	30	32	25
	PB5	42	38	31	33	-
	PL2	49	43	36	38	28
	PL3	50	44	37	39	29
UT2RTS_N	PB5	42	38	31	33	-
	PB4	41	37	30	32	25
	PL3	50	44	37	39	29
	PL2	49	43	36	38	28
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
UT3TXDA	PA7	21	17	11	13	10
	PA6	22	18	12	14	11
	PG3	16	12	-	-	-
	PG2	15	11	-	-	-
UT3TXDB	PG4	17	13	-	-	-
UT3RXD	PA6	22	18	12	14	11
	PA7	21	17	11	13	10
	PG2	15	11	-	-	-
	PG3	16	12	-	-	-

Table4.7 Signal connection List (3/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
UT4TXDA	PC3	86	73	57	59	47
	PC4	87	74	58	60	48
	PV6	81	-	-	-	-
	PV7	82	-	-	-	-
UT4TXDB	PC2	85	72	56	58	46
	PV5	80	-	-	-	-
UT4RXD	PC4	87	74	58	60	48
	PC3	86	73	57	59	47
	PV7	82	-	-	-	-
	PV6	81	-	-	-	-
UT4CTS_N	PC5	88	75	59	61	49
	PC6	89	76	60	62	50
UT4RTS_N	PC6	89	76	60	62	50
	PC5	88	75	59	61	49
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
UT5TXDA	PN3	100	87	67	69	52
	PN2	101	88	68	70	53
UT5TXDB	PN4	99	86	66	68	51
UT5RXD	PN2	101	88	68	70	53
	PN3	100	87	67	69	52
UT5CTS_N	PN1	102	89	69	71	54
	PN0	103	90	70	72	55
UT5RTS_N	PN0	103	90	70	72	55
	PN1	102	89	69	71	54
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
I2C0SCL	PC0	83	70	54	56	44
I2C0SDA	PC1	84	71	55	57	45
I2C1SCL	PA4	24	20	14	16	13
I2C1SDA	PA5	23	19	13	15	12
I2C2SCL	PL0	47	41	34	36	26
I2C2SDA	PL1	48	42	35	37	27
I2C3SCL	PT1	61	51	-	-	-
I2C3SDA	PT0	62	52	-	-	-

Table4.8 Signal connection List (4/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
TSPI0SCK	PM0	36	32	25	27	20
	PA0	28	24	18	20	17
TSPI0TXD	PM1	35	31	24	26	19
	PA1	27	23	17	19	16
TSPI0RXD	PM2	34	30	23	25	18
	PA2	26	22	16	18	15
TSPI0CS0	PM3	33	29	22	24	-
	PA3	25	21	15	17	14
TSPI0CS1	PM4	32	28	21	23	-
	PA4	24	20	14	16	13
TSPI0CSIN	PM3	33	29	22	24	-
	PA3	25	21	15	17	14
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
TSPI1SCK	PB2	39	35	28	30	23
TSPI1TXD	PB3	40	36	29	31	24
TSPI1RXD	PB4	41	37	30	32	25
TSPI1CS0	PB5	42	38	31	33	-
TSPI1CS1	PB6	43	39	32	34	-
TSPI1CSIN	PB5	42	38	31	33	-
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
TSPI2SCK	PP0	63	53	41	43	31
	PT2	60	50	-	-	-
TSPI2TXD	PP1	64	54	42	44	32
	PT3	59	49	-	-	-
TSPI2RXD	PP2	65	55	43	45	33
	PT4	58	-	-	-	-
TSPI2CS0	PT1	61	51	-	-	-
TSPI2CS1	PT0	62	52	-	-	-
TSPI2CSIN	PT1	61	51	-	-	-

Table4.9 Signal Connection List (5/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
TSPI3SCK	PP5	120	107	87	89	72
TSPI3TXD	PP4	119	106	86	88	71
TSPI3RXD	PP3	118	105	85	87	70
TSPI3CS0	PP6	121	108	88	90	73
TSPI3CS1	PP7	122	109	89	91	-
TSPI3CSIN	PP6	121	108	88	90	73
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
TSPI4SCK	PH4	76	66	-	-	-
TSPI4TXD	PH5	77	67	-	-	-
TSPI4RXD	PH6	78	68	-	-	-
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A00OUTA	PA0	28	24	18	20	17
	PM0	36	32	25	27	20
T32A00OUTB	PA3	25	21	15	17	14
	PM3	33	29	22	24	-
T32A00OUTC	PA0	28	24	18	20	17
	PM0	36	32	25	27	20
T32A00INA0	PA1	27	23	17	19	16
	PM1	35	31	24	26	19
T32A00INA1	PA2	26	22	16	18	15
	PM2	34	30	23	25	18
T32A00INB0	PA4	24	20	14	16	13
	PM4	32	28	21	23	-
T32A00INB1	PA5	23	19	13	15	12
	PM5	31	27	20	22	-
T32A00INC0	PA1	27	23	17	19	16
	PM1	35	31	24	26	19
T32A00INC1	PA2	26	22	16	18	15
	PM2	34	30	23	25	18

Table4.10 Signal connection List (6/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A01OUTA	PB0	37	33	26	28	21
	PP0	63	53	41	43	31
T32A01OUTB	PB3	40	36	29	31	24
T32A01OUTC	PB0	37	33	26	28	21
	PP0	63	53	41	43	31
T32A01INA0	PB1	38	34	27	29	22
	PP1	64	54	42	44	32
T32A01INA1	PB2	39	35	28	30	23
	PP2	65	55	43	45	33
T32A01INB0	PB4	41	37	30	32	25
T32A01INB1	PB5	42	38	31	33	-
T32A01INC0	PB1	38	34	27	29	22
	PP1	64	54	42	44	32
T32A01INC1	PB2	39	35	28	30	23
	PP2	65	55	43	45	33
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A02OUTA	PC0	83	70	54	56	44
	PR0	90	77	61	63	-
T32A02OUTB	PC3	86	73	57	59	47
T32A02OUTC	PC0	83	70	54	56	44
	PR0	90	77	61	63	-
T32A02INA0	PC1	84	71	55	57	45
	PR1	91	78	62	64	-
T32A02INA1	PC2	85	72	56	58	46
	PR2	92	79	63	65	-
T32A02INB0	PC4	87	74	58	60	48
T32A02INB1	PC5	88	75	59	61	49
T32A02INC0	PC1	84	71	55	57	45
	PR1	91	78	62	64	-
T32A02INC1	PC2	85	72	56	58	46
	PR2	92	79	63	65	-

Table4.11 Signal connection List (7/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A03OUTB	PJ3	107	94	74	76	59
T32A03OUTA	PJ0	104	91	71	73	56
T32A03OUTC	PJ0	104	91	71	73	56
T32A03INA0	PJ1	105	92	72	74	57
T32A03INA1	PJ2	106	93	73	75	58
T32A03INB0	PJ4	108	95	75	77	60
T32A03INB1	PJ5	109	96	76	78	61
T32A03INC0	PJ1	105	92	72	74	57
T32A03INC1	PJ2	106	93	73	75	58
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A04OUTA	PK2	112	99	79	81	64
T32A04INA0	PK3	113	100	80	82	65
T32A04INA1	PK4	114	101	81	83	66
T32A04OUTB	PK5	115	102	82	84	67
T32A04INB0	PK6	116	103	83	85	68
T32A04INB1	PK7	117	104	84	86	69
T32A04OUTC	PK2	112	99	79	81	64
T32A04INC0	PK3	113	100	80	82	65
T32A04INC1	PK4	114	101	81	83	66
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A05OUTA	PN0	103	90	70	72	55
T32A05INA0	PN1	102	89	69	71	54
T32A05INA1	PN2	101	88	68	70	53
T32A05OUTB	PN3	100	87	67	69	52
T32A05INB0	PN4	99	86	66	68	51
T32A05INB1	PN5	98	85	65	67	-
T32A05OUTC	PN0	103	90	70	72	55
T32A05INC0	PN1	102	89	69	71	54
T32A05INC1	PN2	101	88	68	70	53

Table4.12 Signal connection List (8/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A06OUTA	PL5	52	46	39	41	-
	PT5	57	-	-	-	-
T32A06INA0	PL6	53	47	40	42	-
	PT6	56	-	-	-	-
T32A06INA1	PL7	54	48	-	-	-
	PT7	55	-	-	-	-
T32A06OUTB	PL2	49	43	36	38	28
	PT2	60	50	-	-	-
T32A06INB0	PL3	50	44	37	39	29
	PT3	59	49	-	-	-
T32A06INB1	PL4	51	45	38	40	30
	PT4	58	-	-	-	-
T32A06OUTC	PL5	52	46	39	41	-
	PT5	57	-	-	-	-
T32A06INC0	PL6	53	47	40	42	-
	PT6	56	-	-	-	-
T32A06INC1	PL7	54	48	-	-	-
	PT7	55	-	-	-	-
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
T32A07OUTA	PG2	15	11	-	-	-
T32A07INA0	PG3	16	12	-	-	-
T32A07INA1	PG4	17	13	-	-	-
T32A07OUTB	PG5	18	14	-	-	-
T32A07INB0	PG6	19	15	-	-	-
T32A07INB1	PG7	20	16	-	-	-
T32A07OUTC	PG2	15	11	-	-	-
T32A07INC0	PG3	16	12	-	-	-
T32A07INC1	PG4	17	13	-	-	-

Table4.13 Signal connection List (9/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
AINA00	PD0	6	6	6	8	5
AINA01	PD1	5	5	5	7	4
AINA02	PD2	4	4	4	6	3
AINA03	PD3	3	3	3	5	-
AINA04	PE0	2	2	2	4	2
AINA05	PE1	1	1	1	3	1
AINA06	PE2	144	128	100	2	80
AINA07	PE3	143	127	99	1	79
AINA08	PE4	142	126	98	100	78
AINA09	PE5	141	125	97	99	77
AINA10	PE6	140	124	96	98	76
AINA11	PF0	139	123	95	97	-
AINA12	PF1	138	122	94	96	-
AINA13	PF2	137	121	-	-	-
AINA14	PF3	136	120	-	-	-
AINA15	PF4	135	119	-	-	-
AINA16	PF5	134	118	-	-	-
AINA17	PF6	133	117	-	-	-
AINA18	PF7	132	116	-	-	-
AINA19	PD4	131	-	-	-	-
AINA20	PD5	130	-	-	-	-
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
DAC0	PG0	9	9	9	11	8
DAC1	PG1	10	10	10	12	9

Table4.14 Signal connection List (10/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
INT00	PC0	83	70	54	56	44
INT01	PC1	84	71	55	57	45
INT02	PC2	85	72	56	58	46
INT03	PB1	38	34	27	29	22
INT04	PJ4	108	95	75	77	60
INT05	PK1	111	98	78	80	63
INT06	PH3	74	64	52	54	42
INT07	PA6	22	18	12	14	11
INT08	PL3	50	44	37	39	29
INT09	PM2	34	30	23	25	18
INT10	PN3	100	87	67	69	52
INT11	PA7	21	17	11	13	10
INT12	PL4	51	45	38	40	30
INT13	PK7	117	104	84	86	69
INT14	PP3	118	105	85	87	70
INT15	PM6	30	26	19	21	-
INT16	PB7	44	40	33	35	-
INT17	PV2	125	112	92	94	-
INT18	PV3	126	113	93	95	-
INT19	PH4	76	66	-	-	-
INT20	PH5	77	67	-	-	-
INT21	PH6	78	68	-	-	-
INT22	PH7	79	69	-	-	-
INT23	PT0	62	52	-	-	-
INT24	PT1	61	51	-	-	-
INT25	PT2	60	50	-	-	-
INT26	PT3	59	49	-	-	-
INT27	PG2	15	11	-	-	-
INT28	PG3	16	12	-	-	-
INT29	PT7	55	-	-	-	-
INT30	PU0	45	-	-	-	-
INT31	PU1	46	-	-	-	-

Table4.15 Signal connection List (11/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
UO0	PJ0	104	91	71	73	56
XO0	PJ1	105	92	72	74	57
VO0	PJ2	106	93	73	75	58
YO0	PJ3	107	94	74	76	59
WO0	PJ4	108	95	75	77	60
ZO0	PJ5	109	96	76	78	61
EMG0	PK0	110	97	77	79	62
OVV0	PK1	111	98	78	80	63
ENC0A	PA0	28	24	18	20	17
ENC0B	PA1	27	23	17	19	16
ENC0Z	PA2	26	22	16	18	15
PMD0DBG	PP6	121	108	88	90	73
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
SCOUT	PB0	37	33	26	28	21
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
TRGIN0	PB1	38	34	27	29	22
TRGIN1	PA3	25	21	15	17	14
TRGIN2	PN3	100	87	67	69	52
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
RXIN0	PB1	38	34	27	29	22
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
RTCOUT	PC2	85	72	56	58	46

Table4.16 Signal connection List (12/13)

Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
TMS	PL4	51	45	38	40	30
TCK	PL3	50	44	37	39	29
TDO	PL2	49	43	36	38	28
TDI	PL1	48	42	35	37	27
TRST_N	PL0	47	41	34	36	26
SWDIO	PL4	51	45	38	40	30
SWCLK	PL3	50	44	37	39	29
SWV	PL2	49	43	36	38	28
TRACECLK	PM0	36	32	25	27	20
TRACEDATA0	PM1	35	31	24	26	19
TRACEDATA1	PM2	34	30	23	25	18
TRACEDATA2	PM3	33	29	22	24	-
TRACEDATA3	PM4	32	28	21	23	-
Combination functional pin name	Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
X1	PH0	70	60	48	50	38
X2	PH1	71	61	49	51	39
XT1	PH2	73	63	51	53	41
XT2	PH3	74	64	52	54	42
EHCLKIN	PH0	70	60	48	50	38
BOOT_N	PB0	37	33	26	28	21

Table4.17 Signal connection List (13/13)

Port Name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
PM7	29	25	-	-	-
PR3	93	80	64	66	-
PR4	94	81	-	-	-
PR5	95	82	-	-	-
PR6	96	83	-	-	-
PR7	97	84	-	-	-
PU2	14	-	-	-	-
PU3	13	-	-	-	-
PU4	12	-	-	-	-
PU5	11	-	-	-	-
PV0	123	110	90	92	74
PV1	124	111	91	93	75
PV4	127	-	-	-	-
Pin name	M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)
RESET_N	72	62	50	52	40
MODE	75	65	53	55	43
AVDD5	7	7	7	9	6
AVSS	8	8	8	10	7
DVDD5A	66	56	44	46	34
DVDD5B	128	114	-	-	-
DVSSA	69	59	47	49	37
DVSSB	129	115	-	-	-
REGOUT1	68	58	46	47	36
REGOUT2	67	57	45	48	35

4.3. Ports

The symbols of each table of port have the following meanings.

The right-hand side of the port shows specification with the symbol.

The symbols have the following meanings.

- Input/Output: Input or/and Output of Port
 - Input: Input port
 - Output: Output port
 - I/O: Input/Output port
- PU/PD: Programmable pull-up/pull-down
 - PU: Programmable pull-up is selectable
 - PD: Programmable pull-down is selectable
- OD: Programmable open-drain output
 - Yes: Support
 - No: Non support
- 5V_T: 5V-tolerant
 - Yes: Support
 - N/A: Not available
- SMT/CMOS: Input gate
 - SMT: Schmitt trigger input
 - CMOS: CMOS input
- Under Reset: Port state under Reset
 - Hi-z: High impedance
 - PU: Pull-up
 - PD: Pull-down
- After Reset: Port state after Reset
 - Hi-z: High impedance
 - PU: Pull-up
 - PD: Pull-down

4.3.1. Port Specifications Table

Table4.18 Port names, and specifications of Port A, B, C, D, E

Port Name	Input/Output	PU/PD	OD	5V_T	SMT/CMOS	Under Reset	After Reset
PA0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PA1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PA2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PA3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PA4	I/O	PU/PD	YES	YES	SMT	Hi-z	Hi-z
PA5	I/O	PU/PD	YES	YES	SMT	Hi-z	Hi-z
PA6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PA7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PB0	Output	PU/PD (Note)	YES	N/A	SMT	Hi-z (Note)	Hi-z
PB1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PB2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PB3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PB4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PB5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PB6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PB7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PC0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PC1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PC2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PC3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PC4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PC5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PC6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PD0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PD1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PD2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PD3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PD4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PD5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PE0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PE1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PE2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PE3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PE4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PE5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PE6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z

Note: combination with BOOT_N. When RESET_N=0, Pull-up resistor is enable.

When RESET_N=1, the pin state is Hi-z with internal reset.

Table4.19 Port names, and specifications of Port F, G, H, J, K

Port Name	Input/Output	PU/PD	OD	5V_T	SMT/CMOS	Under Reset	After Reset
PF0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PF1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PF2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PF3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PF4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PF5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PF6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PF7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PG7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PH0	Input	PD	YES	N/A	SMT	Hi-z	Hi-z
PH1	Input	PD	YES	N/A	SMT	Hi-z	Hi-z
PH2	Input	PD	YES	N/A	SMT	Hi-z	Hi-z
PH3	Input	PD	YES	N/A	SMT	Hi-z	Hi-z
PH4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PH5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PH6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PH7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PJ0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PJ1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PJ2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PJ3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PJ4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PJ5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PK7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z

Table4.20 Port names, and specifications of Port L, M, N, P, R

Port Name	Input/Output	PU/PD	OD	5V_T	SMT/CMOS	Under Reset	After Reset
PL0	I/O	PU/PD	YES	N/A	SMT	PU(Note)	PU(Note)
PL1	I/O	PU/PD	YES	N/A	SMT	PU(Note)	PU(Note)
PL2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PL3	I/O	PU/PD	YES	N/A	SMT	PD(Note)	PD(Note)
PL4	I/O	PU/PD	YES	N/A	SMT	PU(Note)	PU(Note)
PL5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PL6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PL7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PM7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PN0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PN1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PN2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PN3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PN4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PN5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PP7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PR7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z

Note: It is assigned to a debugging pin in the state of the initial stage. PL4: TMS/SWDIO,
PL3:TCK/SWCLK, PL2:TDO/SWV,PL1:TDI, PL0:TRST_N)

Table4.21 Port names, and specifications of Port T, U, V

PortName	Input/Output	PU/PD	OD	5V_T	SMT/CMOS	Under Reset	After Reset
PT0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PT1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PT2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PT3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PT4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PT5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PT6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PT7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PU0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PU1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PU2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PU3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PU4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PU5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV0	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV1	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV2	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV3	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV4	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV5	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV6	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z
PV7	I/O	PU/PD	YES	N/A	SMT	Hi-z	Hi-z

5. Functional Description and Operation Description

5.1. Reference Manuals

For more information on product of TMPM3H Group(2), please refer to Reference Manuals below;

Table 5.1 Reference Manuals for TMPM3H Group(2)

Reference Manual	IP Symbol	Category
Port (TMPM3H Group(2))	POR-T-M3H(2)	System
Memory Map (TMPM3H Group(2))	MMAP-M3H(2)	System
Exception (TMPM3H Group(2))	EXCEPT-M3H(2)	System
Clock Control and operation mode (TMPM3H Group(2))	CG-M3H(2)-D	System
Product Information (TMPM3H Group(2))	PINFO-M3H(2)	System
Power supply and Reset operation (TMPM3H Group(2))	RESET-M3H(2)	System
Flash Memory (512KB Code FLASH and 32KB Data FLASH)	FLASH512_32-A	Peripheral
Trimming Circuit	TRM-A	Peripheral
Oscillation Frequency Detector	OFD-A	Peripheral
Voltage Detection Circuit	LVD-A	Peripheral
Digital Noise Filter Circuit	DNF-A	Peripheral
Debug Interface	DEBUG-A	Peripheral
DMA Controller	DMAC-B	Peripheral
Asynchronous Serial Communication Circuit	UART-C	Peripheral
Serial Peripheral Interface	TSPI-B	Peripheral
I ² C interface	I2C-B	Peripheral
8-bit Digital to Analog Converter	DAC-A	Peripheral
12-bit Analog to Digital Converter	ADC-A	Peripheral
Comparator	COMP-B	Peripheral
Advanced Programmable Motor Control Circuit	A-PMD-B	Peripheral
Advanced Encoder Input Circuit	A-ENC-A	Peripheral
32-bit Timer Event Counter	T32A-B	Peripheral
Real Time Clock	RTC-A	Peripheral
Clock Selective Watchdog Timer	SIWDT-A	Peripheral
Remote Control Signal Preprocessor	RMC-A	Peripheral
CRC calculation circuit	CRC-A	Peripheral
RAM Parity	RAMP-A	Peripheral

5.2. Processor Core

The TMPM3H Group(2) incorporates a high-performance 32-bit processor core (ARM Cortex-M3 core).

For the operation of the processor core, refer to the ARM documentation set of the ARM "Cortex-M" series processor. This section explains the product-specific information.

5.2.1. Core Information

The Cortex-M3 core revision used in the TMPM3H Group(2) is shown as below:

For details of the CPU core and the architecture, refer to the documentation of the ARM in the following URL:

<http://infocenter.arm.com/help/index.jsp>

Table 5.2 Core revision

Group name	Core revision
TMPM3H Group(2)	r2p1

5.2.2. Configurable Options

In the Cortex-M3 core, some blocks can be selected to implement. The following table shows the configurations of the TMPM3H Group(2).

Table 5.3 Configurable options and their implementations

Configurable option	Implementation
FWB	Literal comparator: 2 Instruction comparator: 6
DWT	Comparator: 4
ITM	Available
MPU	Available
ETM	Available
AHB-AP	Available
AHB trace macro cell interface	Not available
TPIU	Available
WIC	Not available
Debug port	JTAG/serial wire
Bit band	Available
Sequential control of AHB	Not available

5.3. Clock Control and Operation mode (CG)

The CG selects a clock gear ratio and the prescaler clock, or warm up time of the oscillator.

There are NORMAL mode and low-power consumption mode as operation modes. Power consumption can be decreased by mode transition.

The outline of the clock control circuit is as follows:

- Internal high-speed oscillation circuit: 10MHz
- Selectable from the external high-speed oscillation circuit or internal high-speed oscillation circuit.
- PLL (Clock Multiplication Circuit): Capable of 80 MHz output by changing the multiplication ratio according to the frequency of the high-speed oscillation circuit
- Clock gear: The high-speed clock can be divided by 1/1, 1/2, 1/4, 1/8, or 1/16 and the clock is used as the system clock (f_{sys}).
- Low-power consumption mode:
 - IDLE: Only the CPU is stopped in this mode. Each peripheral circuit can enabling or disabling operation in the IDLE mode.
 - STOP1: Except some peripheral circuits, all the internal circuits including the internal oscillator are brought to a stop in STOP1 mode. External low frequency oscillator can oscillate. RTC and RMC can be used.
 - STOP2: This mode halts voltage supply, retaining some peripheral circuits operation. External low frequency oscillator can oscillate (RTC can be used.), and wake-up by I²C slave address matching.

5.4. Flash Memory (Code FLASH, Data FLASH)

The code flash stores instruction code, and CPU reads instruction code and executes. The data flash stores data, and even if a power supply is off, data can be kept.

It has the dual mode that possible to write and erase a data flash while executing an order by a code flash, and it's also possible to continue executing an application program during writing or erasing data flash.

It has protection function which prohibits write or erase by the block unit and it has the security function which prohibits the reading of the program code by the 3rd person.

5.5. Oscillation Circuit

External High Speed Oscillator (EHOSC): Connect crystal resonator or ceramic resonator to terminals. Use clock source for System clock.

External Low Speed Oscillator (ELOSC): Connect crystal resonator (32.768 kHz) to terminals. Use clock source for Real Time Clock or Power consumption mode.

Internal High Speed Oscillator 1(IHOSC1): Oscillation frequency is 10MHz. Use clock source for System clock.

Internal High Speed Oscillator 2(IHOSC2): Oscillation frequency is 10MHz. Use clock source for OFD and SIWDT.

Table 5.4 Built-in Oscillator

	M3HQ	M3HP	M3HN	M3HM
EHOSC	✓	✓	✓	✓
ELOSC	✓	✓	✓	✓
IHOSC1	✓	✓	✓	✓
IHOSC2	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.6. Trimming Circuit (TRM)

The trimming function can adjust frequency of the internal high-speed oscillator1 (IHOSC1).

Table 5.5 Built-in TRM

	M3HQ	M3HP	M3HN	M3HM
TRM	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.7. Oscillation Frequency Detector (OFD)

The oscillation frequency detector (OFD) is a function that detects an abnormal state of the clock. It measures the external high-speed oscillation (f_{EHOSC}) or high-speed clock (f_c) based on the internal reference clock (f_{IHOSC2}). If an oscillation or clock frequency is out of the specified range, a reset signal occurs.

The upper limit and the lower limit of detection frequency ranges can be specified respectively.

Table 5.6 Built-in OFD

	M3HQ	M3HP	M3HN	M3HM
OFD	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.8. Voltage Detection Circuit (LVD)

The LVD is a peripheral function that detects whether a power supply voltage is lower or higher than the preset voltage. When a low voltage or higher voltage than the preset voltage is detected, the LVD generates an interrupt request or reset the MCU.

Setting voltage can be chosen from eight kinds. LVD is set to enable from the Reset state at the Power-on.

Table 5.7 Built-in LVD

	M3HQ	M3HP	M3HN	M3HM
LVD	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.9. Digital Noise Filter (DNF)

The digital noise canceler circuit can eliminate noise of input signals from external interrupt pins at the certain range. The noise of the High level / Low level input of the external interrupt signal INTx is removed.

Table 5.8 Number of External Interrupt (Built-in DNF)

	M3HQ	M3HP	M3HN	M3HM
Number of External Interrupt	32	29	19	15

5.10. Debug Interface (DEBUG)

TMPM3H Group(2) contain Interface for connect debug tool, which is the Serial Wire Debug Port (SWCLK, SWDIO) and the JTAG Debug Port (TDI, TDO, TMS, TCK, TRST_N). These are connected with the Debug tool and used for program development. And also it contain the trace clock (TRACECLK) and data output (TRACEDATA0to3) to reduce the Debug Process.

Table 5.9 Built-in Debug Interface

Debug Pin (Signal Name)	Port	M3HQ	M3HP	M3HN	M3HM
SWDIO	PL4	✓	✓	✓	✓
TMS					
SWCLK	PK3	✓	✓	✓	✓
TCK					
SWV	PK4	✓	✓	✓	✓
TDO					
TDI	PK5	✓	✓	✓	✓
TRST_N	PK6	✓	✓	✓	✓
TRACECLK	PM0	✓	✓	✓	✓
TRACEDATA0	PM1	✓	✓	✓	✓
TRACEDATA1	PM2	✓	✓	✓	✓
TRACEDATA2	PM3	✓	✓	✓	-
TRACEDATA3	PM4	✓	✓	✓	-

Note: ✓: Available, -: N/A

5.11. DMA Controller (DMAC)

The DMAC is the peripheral function to move the data between peripheral functions and the memory, or between memories. These operations are performed separately from the CPU control; thus, the Load of CPU can greatly be reduced by using the DMA.

TMPM3H Group(2) have two units DMA controller(DMAC), DMAC has the 32 channels DMA requests per unit.

Table 5.10 Built-in DMAC

UNIT	M3HQ	M3HP	M3HN	M3HM
UNIT A	✓	✓	✓	✓
UNIT B	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.12. Asynchronous Serial Communication Circuit (UART)

The UART is asynchronous serial communication function. It can chose the data length of 7, 8 or 9bits, parity existence, and a STOP bit length function. Moreover, selection of the MSB first / LSB first and reversal of data polarity can be performed and Terminal exchanged of TXD/RXD can be performed in a Port setting.

The FIFO buffer supports data communication on 8-stage at transmission; and on 8-stage at reception.

The telecommunication control by CTS/RTS and half clock mode are supported.

Table 5.11 Built-in UART

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0	✓	✓	✓	✓
Channel 1	✓	✓	✓	✓
Channel 2	✓	✓	✓	✓
Channel 3	✓	✓	✓	✓
Channel 4	✓	✓	✓	✓
Channel 5	✓	✓	✓	✓

Note1: ✓: Available, -: N/A

Note2: External pin are not same by product. Please refer to section “2 Pin Assignment”.

5.13. Serial Peripheral Interface (TSPI)

The TSPI supports two communication methods and enables to perform serial communication between other devices at high speed. The SPI bus type, which uses a CS (Chip Select) signal at communications, and SIO bus type, which does not use a CS signal at communications can be selected.

The data length can be changed from 7 bits (with a parity bit) to 32 bits (without a parity bit) in the unit of one bit. There are an 8-stage 16-bit FIFO for reception and transmission, each. The TSPI supports the master and slave communications.

Table 5.12 Built-in TSPI

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0	✓	✓	✓	✓
Channel 1	✓	✓	✓	✓
Channel 2	✓	✓	✓	✓
Channel 3	✓	✓	✓	✓
Channel 4	✓	✓	-	-

Note1: ✓: Available, -: N/A

Note2: External pin are not same by product. Please refer to section “2 Pin Assignment”.

5.14. I²C Interface (I²C)

I²C is two-wire bi-directional serial communications between Master and Slave device. The mode in which two or more masters can exist on the same bus called a multi-master is supported. It supports STD mode (Max 100kbps), Fast mode (Max 400kbps).

Channel 0 provides the address match wake up function. Depending on the setting, the MCU can receive data even in low-power consumption mode including IDLE, STOP1, or STOP2 mode and can return to normal mode by the Slave address match wake up function. (Note2)

Table 5.13 Built-in I²C

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0 (Note2)	✓	✓	✓	✓
Channel 1	✓	✓	✓	✓
Channel 2	✓	✓	✓	✓
Channel 3	✓	✓	-	-

Note1: ✓: Available, -: N/A

Note2: Low-power consumption mode release function available.

5.15. 8-bit Digital to Analog Converter (DAC)

The DAC is an R-2R type 8-bit digital to analog converter that can output the specified voltage. A buffer amplifier is not incorporated.

Channel0 (DAC0) can be used also as reference voltage (VREFC) of a comparator (COMP).

Table 5.14 Built-in DAC

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0	✓	✓	✓	✓
Channel 1	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.16. 12-bit Analog to Digital Converter (ADC)

The ADC is a successive-approximation analog to digital converter. It supports maximum 21 analog inputs. The combination of a conversion result register and analog input can be programmed in each startup trigger of AD conversion. A startup trigger for analog to digital conversion can be selected from software or peripheral functions (A-PMD trigger outputs, timer/event counter outputs, port inputs).

A motor is easily controllable by cooperating especially with A-PMD.

The monitor function is also available and it can generate an interrupt request when the compare conditions are matched.

Table 5.15 Built-in ADC

UNIT	M3HQ	M3HP	M3HN	M3HM
UNIT A	✓	✓	✓	✓

Note: ✓: Available, -: N/A

Table 5.16 Number of analog inputs for ADC

	M3HQ	M3HP	M3HN	M3HM
Analog Inputs Pin count	21	19	13	10

5.17. Comparator (COMP)

The comparator compared a Analog Input value to Output value of Built-in 8-bits DAC, a compared result are outputted to EMG input of A-PMD.

Table 5.17 Built-in Comparator

Channel	M3HQ	M3HP	M3HN	M3HM
Channel0	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.18. Advanced Programmable Motor Control Circuit (A-PMD)

The motor control circuit (A-PMD) enables users to control brushless DC motors easily. It incorporates the three-phase pulse modulation circuit and dead-time circuit, and easily generates waveforms for motor control by operating with the ADC in a coordinated fashion.

It also provides the over-voltage detection input and abnormal detection input to support safety measures.

Table 5.18 Built-in A-PMD

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.19. Advanced Encoder Input Circuit (A-ENC)

The advanced encoder input circuit (A-ENC) supports an incremental encoder to acquire the motor position easily. The noise canceller is installed in the input pins, so that the signals from an incremental encoder or Hall sensor can be input directly.

The A-ENC provides six operation modes: encoder mode, sensor modes (3 kinds), timer mode, and phase counter mode.

Table 5.19 Built-in A-ENC

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.20. 32-bit Timer Event Counter (T32A)

The T32A is a timer event counter that can operate as a 32-bit timer or two 16-bit timers. 16-bit Timer or 32-bit Timer can be selected. In 16-bit Timer, the T32A is comprised of Timer A and Timer B incorporating a 16-bit counter respectively. In 32-bit Timer, the T32A operates as Timer C incorporating a 32-bit counter.

The T32A have a interval timer, event counter, input capture, 2-pahse counter input, PPG output, Synchronous Start, and Trigger start/stop functions.

Table 5.20 Built-in T32A

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0	✓	✓	✓	✓
Channel 1	✓	✓	✓	✓
Channel 2	✓	✓	✓	✓
Channel 3	✓	✓	✓	✓
Channel 4	✓	✓	✓	✓
Channel 5	✓	✓	✓	✓
Channel 6	✓	✓	✓	✓
Channel 7	✓	✓	✓	✓

Note1:✓: Available, -: N/A

Note2: External pin are not same by product. Please refer to section “2 Pin Assignment”.

5.21. Real Time Clock (RTC)

The RTC is a peripheral function that has a second counter, clock function, and leap-year calendar function. It also has the alarm function that generates an interrupt on a specified time and date.

Since the RTC operates on a low-speed external oscillation clock, it can operate in low-power consumption mode such as IDLE, STOP1 or STOP2 modes. In addition, the MCU can be returned from low-power consumption mode by an interrupt request of the RTC.

The RTC easily corrects a gain/loss of the clock caused by an error of low-speed oscillation frequency using the clock correction function.

Table 5.21 Built-in RTC

	M3HQ	M3HP	M3HN	M3HM
RTC	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.22. Clock Selective Watchdog Timer (SIWDT)

The WDT is a peripheral function that detects an overflow of the binary counter and generates an interrupt request or resets the MCU. This state occurs when a binary counter cannot be cleared within the preset detection time.

The count clock can be selected from three clocks: system clock ($f_{sys}/4$), internal oscillator1 (f_{IHOSC1}), or internal oscillator2 (f_{IHOSC2}).

It also provides the count-clear window function that can clear the count only for the specified period.

Moreover, change of a register can be forbidden until reset starts by setting to protected mode.(the count-clear function is possible)

Table 5.22 Built-in SIWDT

	M3HQ	M3HP	M3HN	M3HM
SIWDT	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.23. Remote Control Signal Preprocessor (RMC)

The RMC is a peripheral function that receives signals excluding carrier signal from remote control reception signals. The RMC detects a leader signal to receive 72 bits data in a collective manner. Two data formats can be received: synchronous format and fixed-synchronous phase format.

In addition, it contains a digital noise canceller to avoid external noise.

Since the RMC operates on a low-frequency clock, it can operate in low power consumption mode, such as IDLE mode or STOP1 mode according to the setting (except STOP2). The MCU can also be returned from low-power consumption mode by an interrupt request of the RMC.

Table 5.23 Built-in RMC

Channel	M3HQ	M3HP	M3HN	M3HM
Channel0	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.24. CRC calculation circuit (CRC)

This product has the Hard-ware calculation circuit for CRC32 and CRC16.
It can be used for detecting a memory and communication data error.

Table 5.24 Built-in CRC calculation circuit

Channel	M3HQ	M3HP	M3HN	M3HM
Channel 0	✓	✓	✓	✓

Note: ✓: Available, -: N/A

5.25. RAM Parity (RAMP)

A RAM parity function generates and (8-bit unit) stores even parity data at the time of the writing to RAM, and performs a parity judging at the time of reading from RAM.

Interrupt is generated when it becomes an error by judgment. The Status and Address which the error generated are known.

A parity error is detectable in real time, since parity generating/judgement is hardwares.

Table 5.25 Built-in RAM parity circuit

	M3HQ	M3HP	M3HN	M3HM
RAMP	✓	✓	✓	✓

Note: ✓: Available, -: N/A


6. Equivalent Circuit

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.

The input protection resistance ranges from several tens of Ω to several hundred Ω . Feedback resistor and Damping resistor are shown with a typical value.


Note: The resistance without the statement of the numerical value in the figure shows input protection resistance.

6.1. Port




(Programmable Pull-up/Pull-down, Programmable Open-drain Output, Schmitt input, Analog Output)

PG0 to PG1




(Programmable Pull-up/Pull-down, Programmable Open-drain Output, Schmitt Input)

PA0 to PA3
PB2 to PB6
PC3 to PC6
PG4 to PG7
PJ0 to PJ3
PJ5,PK0
PK2 to PK6
PL0 to PL2,
PL5 to PL7
PM0,PM1
PM3 to PM5
PM7
PN0 to PN2,
PN4,PN5
PP0 to PP7
PR0 to PR7
PT4 to PT6
PU2 to PU5
PV0 to PV1
PV4 to PV7




PA6,PA7,
PB1,PB7,
PC0,PC1,
PC2,PG2,
PG3,PH4,
PH5,PH6,
PH7,PJ4,
PK1,PK7,
PL3,PL4,
PM2,PM6,
PN3,PP3,
PT0,PT1,
PT2,PT3,
PT7,PU0,
PU1,PV2,
PV3,



(Programmable Pull-up/Pull-down, Programmable Open-drain Output, Schmitt Input,
External Interrupt Input)




PA4,PA5

(5V tolerant, Programmable pull-up/pull-down, Programmable Open-drain output, Schmitt Input)






6.2. Analog Power pin




Note: SW: ON/OFF Switch Circuit

6.3. Control Pin



6.4. Clock control



7. Electrical Characteristics

7.1. Absolute Maximum Ratings

Table 7.1 Absolute maximum ratings

Parameter	Symbol	Rating	Unit
Power supply voltage	DVDD5A DVDD5B	-0.3 to 6.0	V
	AVDD5	-0.3 to DVDD5 (Note1)	
Capacitor pin voltage for voltage maintenance	REGOUT1	-0.3 to 1.7	V
	REGOUT2	-0.3 to 3.9	
Input voltage	V _{IN1} V _{IN2}	-0.3 to DVDD5+0.3(\leq 6.0V) (Note1)	V
	V _{IN3}	-0.3 to AVDD5+0.3(\leq 6.0V)	
	V _{IN4}	-0.3 to 6.0	
Low level output current	I _{OL}	5	mA
	I _{OL4}	25	
	ΣI_{OL}	50	
High level output current	I _{OH}	-5	
	ΣI_{OH}	-50	
Power consumption ($T_a = 85^\circ\text{C}$)	PD	600	mW
Soldering temperature	T _{SOLDER}	260	°C
Storage temperature	T _{STG}	-55 to 125	°C
Operational temperature	T _{OPR}	-40 to 85	°C

Note1: DVDD5 is a generic name for DVDD5A, DVDD5B. Apply same voltage to DVDD5 and AVDD5.

Note2: Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no Absolute maximum rating value is exceeded with respect to current, voltage, power consumption, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blow up and/or burning.

7.2. DC Electrical Characteristics (1/2)

4.5V ≤ DVDD5=AVDD5 ≤ 5.5V
 DVSS = AVSS=0V
 Ta=-40 to 85 °C

Parameter		Symbol	Conditions	Min	Typ.	Max	Unit
Power supply voltage	DVDD5A,DVDD5B, AVDD5	VDD	fosc = 6 to 12MHz f _{sys} = 1 to 80MHz f _s = 30 to 34kHz	4.5	-	5.5	V
Low level Input voltage	PC0 to 6, PH0 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 7, PR0 to 7, PV0 to 7, MODE, RESET_N,	V _{IL1}	- - -	-0.3	-	DVDD5×0.25	V
	PA0 to 3, PA6 to 7, PB1 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5, BOOT_N	V _{IL2}				AVDD5×0.25	
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{IL3}				DVDD5×0.3	
	PA4 to 5	V _{IL4}					
High level Input voltage	PC0 to 6, PH0 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 7, PR0 to 7, PV0 to 7, MODE, RESET_N,	V _{IH1}	- - -	DVDD5×0.75	-	DVDD5+0.3	V
	PA0 to 3, PA6 to 7, PB1 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5, BOOT_N	V _{IH2}				AVDD5×0.75	
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{IH3}				AVDD5+0.3	
	PA4 to 5	V _{IH4}				DVDD5+0.3	
Low level output voltage	PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP0 to 7, PR0 to 7, PV0 to 7, PA0 to 3, PA6 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PT0 to 7, PU0 to 5,	V _{OL1} V _{OL2}	DVDD5=4.5V I _{OL} = 1.6mA	-	-	0.4	V
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{OL3}	AVDD5=4.5V I _{OL} =1.6mA	-	-	0.4	
	PA4 to 5	V _{OL4}	DVDD5=4.5V I _{OL} =8mA	-	-	1.0	
High level output voltage	PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP0 to 7, PR0 to 7, PV0 to 7, PA0 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PT0 to 7, PU0 to 5,	V _{OH1} V _{OH2}	DVDD5=4.5V I _{OH} =-1.6mA	DVDD5-0.4	-	-	V
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{OH3}	AVDD5=4.5V I _{OH} =-1.6mA	AVDD5-0.4	-	-	

Note 1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note 2: Typ. value is in Ta = 25 °C, DVDD5 = AVDD5 = 5V, unless otherwise noted.

Note 3: Apply same voltage to DVDD5 and AVDD5.

4.5V ≤ DVDD5=AVDD5≤ 5.5 V
 DVSS=AVSS=0V
 Ta= -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Input leak current	I _{LI}	0.0V ≤ VIN ≤ DVDD5 0.0V ≤ VIN ≤ AVDD5	-5	0.05	5	μA
Output leak current	I _{LO}	0.2 ≤ VIN ≤ DVDD5-0.2 0.2 ≤ VIN ≤ AVDD5-0.2	-10	0.05	10	
Schmitt trigger Input width	V _{TH}	DVDD5=AVDD5=5V	-	1	-	V
Reset pull-up resistor	R _{RST}	-	25	30	100	kΩ
Programmable pull-up/-down resistor	P _{KH}	Pull-up	25	30	100	kΩ
		Pull-down	25	50	100	
Pin capacity (except power supply pin)	C _{IO}	f _c =1MHz	-	-	10	pF
Low level output current	Per pin except below ports	I _{OL}	DVDD5=5V AVDD5=5V	-	-	2 (Note4)
	Per pin PA4 to 5	I _{OL4}	DVDD5=5V	-	-	12 (Note4)
	Total of PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 7, PR0 to 7, PV0 to 7	ΣI _{OL1}	DVDD5=5V	-	-	35 (Note5)
	Total of PA0 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5	ΣI _{OL2}	DVDD5=5V	-	-	35 (Note5)
	Total of PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	ΣI _{OL3}	AVDD5=5V	-	-	20 (Note5)
High level output current	Per pin	I _{OH}	DVDD5=5V AVDD5=5V	-2 (Note4)	-	-
	Total of PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 7, PR0 to 7, PV0 to 7	ΣI _{OH1}	DVDD5=5V	-35 (Note5)	-	-
	Total of PA0 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5	ΣI _{OH2}	DVDD5=5V	-35 (Note5)	-	-
	Total of PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	ΣI _{OH3}	AVDD5=5V	-20 (Note5)	-	-

Note 1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note 2: Typ. value is in Ta = 25 °C, DVDD5 = AVDD5 = 5V, unless otherwise noted

Note 3: Apply same voltage to DVDD5 and AVDD5.

Note 4: The current sum total of a terminal should not exceed the sum total of each group current.

Note 5: The sum total of each group current should not exceed absolute maximum rating.

2.7V ≤ DVDD5=AVDD5< 4.5V
 DVSS = AVSS=0V
 Ta=-40 to 85 °C

Parameter		Symbol	Conditions	Min	Typ.	Max	Unit
Power supply voltage	DVDD5A,DVDD5B, AVDD5	VDD	fosc = 6 to 12MHz f _{sys} = 1 to 80MHz f _s = 30 to 34kHz	2.7	-	4.5	V
Low level Input voltage	PC0 to 6, PH0 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 7, PR0 to 7, PV0 to 7, MODE, RESET_N,	V _{IL1} V _{IL2}	-	-0.3	-	DVDD5×0.25	V
	PA0 to 3, PA6 to 7, PB1 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5, BOOT_N						
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{IL3}	-			AVDD5×0.25	
	PA4 to 5	V _{IL4}	-			DVDD5×0.3	
High level Input voltage	PC0 to 6, PH0 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 7, PR0 to 7, PV0 to 7, MODE, RESET_N,	V _{IH1} V _{IH2}	-	DVDD5×0.75	-	DVDD5+0.3	V
	PA0 to 3, PA6 to 7, PB1 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5, BOOT_N						
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{IH3}	-			AVDD5+0.3	
	PA4 to 5	V _{IH4}	-			DVDD5+0.3	
Low level output voltage	PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP0 to 7, PR0 to 7, PV0 to 7, PA0 to 3, PA6 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PT0 to 7, PU0 to 5,	V _{OL1} V _{OL2}	DVDD5=2.7V I _{OL} = 0.8mA	-	-	0.4	V
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{OL3}	AVDD5=2.7V I _{OL} = 0.8mA	-	-	0.4	
	PA4 to 5	V _{OL4}	DVDD5=2.7V I _{OL} = 4mA	-	-	1.0	
High level output voltage	PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP0 to 7, PR0 to 7, PV0 to 7, PA0 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PT0 to 7, PU0 to 5,	V _{OH1} V _{OH2}	DVDD5=2.7V I _{OH} = -0.8mA	DVDD5-0.4	-	-	V
	PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	V _{OH3}	AVDD5=2.7V I _{OH} = -0.8mA	AVDD5-0.4	-	-	

Note 1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note 2: Typ. value is in Ta = 25 °C, DVDD5 = AVDD5 = 3V, unless otherwise noted.

Note 3: Apply same voltage to DVDD5 and AVDD5.

2.7V ≤ DVDD5=AVDD5 < 4.5V
 DVSS=AVSS=0V
 Ta = -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Input leak current	I _{LI}	0.0V ≤ VIN ≤ DVDD5 0.0V ≤ VIN ≤ AVDD5	-5	0.05	5	μA
Output leak current	I _{LO}	0.2 ≤ VIN ≤ DVDD5-0.2 0.2 ≤ VIN ≤ AVDD5-0.2	-10	0.05	10	
Schmitt trigger Input width	V _{TH}	DVDD5 = AVDD5 = 3V	-	0.5	-	V
Reset pull-up resistor	R _{RST}	-	25	100	200	kΩ
Programmable pull-up/-down resistor	P _{KH}	Pull-up	25	100	200	
		Pull-down	25	100	200	
Pin capacity (except power supply pin)	C _{IO}	f _c = 1MHz	-	-	10	pF
Low level output current	Per pin except below ports	I _{OL}	DVDD5=3V AVDD5=3V	-	-	1 (Note4)
	Per pin PA4 to 5	I _{OL4}	DVDD5=3V	-	-	6 (Note4)
	Total of PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 4, PR0 to 7, PV0 to 7	ΣI _{OL1}	DVDD5=3V	-	-	18 (Note5)
	Total of PA0 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5	ΣI _{OL2}	DVDD5=3V	-	-	18 (Note5)
	Total of PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	ΣI _{OL3}	AVDD5=3V	-	-	10 (Note5)
High level output current	Per pin	I _{OH}	DVDD5=3V AVDD5=3V	-1 (Note4)	-	-
	Total of PC0 to 6, PH4 to 7, PJ0 to 5, PK0 to 7, PN0 to 5, PP3 to 4, PR0 to 7, PV0 to 7	ΣI _{OH1}	DVDD5=3V	-18 (Note5)	-	-
	Total of PA0 to 7, PB0 to 7, PG2 to 7, PL0 to 7, PM0 to 7, PP0 to 2, PT0 to 7, PU0 to 5	ΣI _{OH2}	DVDD5=3V	-18 (Note5)	-	-
	Total of PD0 to 5, PE0 to 6, PF0 to 7, PG0 to 1	ΣI _{OH3}	AVDD5=3V	-10 (Note5)	-	-

Note 1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note 2: Typ. value is in Ta = 25 °C, DVDD5 = AVDD5 = 3.0V, unless otherwise noted.

Note 3: Apply same voltage to DVDD5 and AVDD5.

Note 4: The current sum total of a terminal should not exceed the sum total of each group current.

Note 5: The sum total of each group current should not exceed absolute maximum rating.

7.3. DC Electrical Characteristics (2/2)

Consumption current

T_a = -40 to 85°C

Parameter	Symbol	Conditions				Min	Typ. (Note2)	Max	Unit	
		Supply voltage	High-speed oscillator	Low-speed oscillator	Operating condition					
Normal	I_{DD}	DVDD5= AVDD5= 5.5V	Refer to the table 7.2 and 7.3 for detail				-	19.6	27.4	mA
IDLE			Oscillation	Oscillation	CPU only	-	3.2	12.2		
STOP1			Stop	Oscillation	Refer to the table 7.2 and 7.3 for detail	-	220	5200	μ A	
STOP2						-	18	300		
				Stop		-	17	300		

Note 1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note 2: Typ. value is in T_a = 25 °C, DVDD5 = AVDD5 = 5V, unless otherwise noted.

Note 3: Apply same voltage to DVDD5 and AVDD5.

Note 4: Input pin is fixed level, Output pin is open.

Table 7.2 IDD measurement condition (Pin setting, Oscillation Circuit)

		NORMAL	IDLE	STOP1	STOP2
				ELOSC run	ELOSC stop
Pin setting	DVDD5= AVDD5=			5.0V(Typ.), 5.5V(max)	
	X1,X2			Oscillator connected (10MHz)	
	XT1,XT2			Oscillator connected(32.768kHz)	
	Input pins			Fixed	
	Output pins			Open	
Operation condition (Oscillation Circuit)	System clock (f _{sys})	80MHz		Stop	
	External High speed frequency oscillator (EHOSC)	Oscillation		Stop	
	Internal High speed frequency oscillator1 (IHOSC1)			Stop	
	PLL	run(8times)		Stop	
	External low speed oscillator (ELOSC)		Oscillation		Stop

Table 7.3 IDD measurement condition (CPU, Peripheral)

Peripheral	unit number	NORMAL	IDLE	STOP1	STOP2
				LOSC oscillation	LOSC stop
CPU	1	Run (Dhrystone Ver.2.1)		Stop	
DMAC	1	(Request from UARTch0 TX, destination: RAM)		Stop	
ADC	1	Run (1.5μs, Repeated conversion)		Stop	
DAC	2	Run		Stop	
T32A	6	All Ch: Run		Stop	
A-PMD	1	Run		Stop	
A-ENC	1	Run		Stop	
RTC	1		Run		
SIWDT	1	Run		Stop	
UART	6	All Ch: UART, Transmission(2.4Mbps)		Stop	
I2C	4		Stop		
TSPI	5	Ch0, Ch1: Transmission(20MHz)		Stop	
RMC	1	Run		Stop	
LVD	1		Stop		
OFD	1		Stop		
Input Output Port	-	Run		Stop	

7.4. 12-bit AD Converter Characteristics

DVDD5=AVDD5=2.7V to 5.5V

DVSS=AVSS=0V

Ta= -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Analog reference voltage (+)	AVDD5 (VREFH)	-	AVDD5-0.3	-	AVDD5+0.3	V
Analog input voltage	VAIN	-	AVSS (VREFL)	-	AVDD5 (VREFH)	V
Integral nonlinearity error (INL)	-	4.5 ≤ AVDD5 ≤ 5.5 AIN load resistor = 600 Ω AIN load capacity ≥ 0.1μF Conversion time = 1.5μs	-2.5	-	2.5	LSB
Differential nonlinearity error (DNL)			-2	-	1.5	
Zero-scale error			-1	-	3	
Full-scale error			-2	-	3	
Total errors			-3	-	3	
Integral nonlinearity error (INL)	-	2.7 ≤ AVDD5 < 4.5 AIN load resistor = 600 Ω AIN load capacity ≥ 0.1μF Conversion time = 2.95μs	-3	-	3	LSB
Differential nonlinearity error (DNL)			-2	-	1.5	
Zero-scale error			-4	-	4.5	
Full-scale error			-4	-	4.5	
Total errors			-5.5	-	4	
Stable time	t _{sta}	After [ADMODO]<DACON>= 1 is set.	3	-	-	μs
Conversion time (Note3)	t _{conv}	4.5V ≤ AVDD5 ≤ 5.5V SCLK=40MHz	1.5	-	16.3	
		2.7V ≤ AVDD5 < 4.5V SCLK=40MHz	2.95	-	16.65	

Note1: 1LSB = (AVDD5(VREFH) - AVSS(VREFL)) / 4096 [V]

Note2: This is the characteristic in case only AD converter is operation.

Note3: For detail of setting, refer to "Analog to Digital Converter" of reference manual.

DVDD5=AVDD5=2.7V to 5.5V

DVSS=AVSS=0V

Ta= -40 to 85°C

Parameter	Conditions	Min	Typ.	Max	Unit
Reference power	ch23 selected	1.1	-	1.3	V

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.5. 8-bit DA Converter Characteristics

DVDD5=AVDD5=2.7V to 5.5V

DVSS=AVSS=0V

Ta= -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Analog reference voltage (+)	AVDD5 (VREFH)	-	AVDD5-0.3	-	AVDD5+0.3	V
Integral nonlinearity error (INL)	-	4.5V ≤ AVDD5 ≤ 5.5V Rload = 10MΩ	-1	-	+1	LSB
Differential nonlinearity error (DNL)			-1	-	+1	
Total errors			-1	-	+1	
Integral nonlinearity error (INL)	-	2.7V ≤ AVDD5 < 4.5V Rload = 10MΩ	-2	-	+2	LSB
Differential nonlinearity error (DNL)			-1	-	+1	
Total errors			-2	-	+2	
Stable time	t _{sta}	Cload = 20pF	4.5	-	-	μs

Note 1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note 2: Typ. value is in Ta = 25 °C, DVDD5 = AVDD5 = 5V, unless otherwise noted.

Note 3: 1LSB = (AVDD5(VREFH) - AVSS(VREFL)) / 256 [V]

Note 4: This is the characteristic in case only DA converter is operating.

Note 5: When using DAC0 as the reference voltage of Comparator, DAC0 pin should be open.

7.6. Comparator Characteristics

DVDD5=AVDD5=2.7V to 5.5V

DVSS=AVSS=0V

Ta= -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
AIN Input voltage Range	VINC	-	VREF-1.5	-	VREF+1.5	V
Reference Voltage Range (Note1)	VREFC		0.2	-	AVDD5-0.5	V
Response time(Note2)			-	-	0.7	μs
Comparator Start-up time	Tsta		-	-	5	μs

Note 1: Output of On-chip 8-bit DA convertor (DAC0)

Note 2: In case of the VIN change from VREF-100mV to +100mV, or from VREF+100mV to -100mV.

Note 3: This is the characteristic in case only Comparator is operation.

7.7. Characteristics of Internal processing at RESET

DVSS=AVSS=0V
Ta= -40to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Internal Initialized time	T_{IINIT}	Power-On	-	-	2.15	ms
		STOP2 Release by RESET with RESET_N	-	-	1.8	
		STOP2 Release by Interrupt	-	-	1.55	
Internal processing time for Reset	T_{IRST}	-	0.16	-	0.2	
Waiting time till CPU running	T_{CPUWT}	Cold Reset	12	-	15	μs
		Warm Reset	70	-	90	
Power-on rising gradient	V_{PON}	-	0.01	-	100	$mV/\mu s$

7.8. Characteristics of Power On Reset

DVSS=AVSS=0V
Ta= -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Detection voltage	V_{PREL}	Power-up	2.25	2.4	2.55	V
	V_{PDET}	Power-down	2.2	2.35	2.5	
Detection pulse width	T_{PDET}	-	200	-	-	μs

7.9. Characteristics of Voltage Detection Circuit

DVDD5=AVDD5=2.7V to 5.5V

DVSS=AVSS=0V

Ta= -40 to 85°C

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
Detection voltage	V_{LVLO}	Power-up	2.55	2.65	2.75	V
		Power-down	2.5	2.6	2.7	
	V_{LVL1}	Power-up	2.65	2.75	2.85	V
		Power-down	2.6	2.7	2.8	
	V_{LVL2}	Power-up	2.75	2.85	2.95	V
		Power-down	2.7	2.8	2.9	
	V_{LVL3}	Power-up	2.85	2.95	3.05	V
		Power-down	2.8	2.9	3.0	
	V_{LVL4}	Power-up	3.75	3.85	3.95	V
		Power-down	3.7	3.8	3.9	
	V_{LVL5}	Power-up	3.95	4.05	4.15	V
		Power-down	3.9	4.0	4.1	
	V_{LVL6}	Power-up	4.15	4.25	4.35	V
		Power-down	4.1	4.2	4.3	
	V_{LVL7}	Power-up	4.35	4.45	4.55	V
		Power-down	4.3	4.4	4.5	
Detection response time	t_{VDDT1}	Power-down	-	50	200	μs
Detection Release time	t_{VDDT2}	Power-up	-	250	-	
setup time	t_{LVDEN}	-	-	-	100	
Detection Minimum pulse width	t_{LVDPW}	-	200	-	-	

7.10. AC Electrical Characteristics

7.10.1. Serial Peripheral Interface (TSPI)

7.10.1.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5=AVDD5=2.7V to 5.5V
- Ta = -40 to 85°C
- Output level: High = $0.8 \times \text{DVDD5}$, Low = $0.2 \times \text{DVDD5}$
- Input level: High = $0.75 \times \text{DVDD5}$, Low = $0.25 \times \text{DVDD5}$
- Load capacity: CL = 30pF

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.1.2. AC Electrical Characteristics

“T” indicates an operation clock cycle of the TSPI. This operation clock has the same cycle of the system clock (f_{sys}). This cycle depends on the clock gear setting.

The number of cycles can be 1 to 16. It is specified with TSPIxSCK. The value of k1 is specified with [TSPIxFMTR0]<CSSCKDL[3:0]>; the value of k2 is specified with [TSPIxFMTR0]<SCKCSDL[3:0]>. These values are 1 to 16.

(1) Master in SPI mode (TSPI1/2/3/4)

4.5V ≤ DVDD5=AVDD5≤ 5.5V

Parameter	Symbol	Equation		f _{sys} = 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK output frequency	f _{CYC}	-	20	-	20	MHz
TSPIxSCK output cycle	t _{CYC}	50	-	50	-	
TSPIxSCK low level output pulse width	t _{WL}	(t _{CYC} /2) - 13	-	12	-	
TSPIxSCK high level output pulse width	t _{WH}	(t _{CYC} /2) - 13	-	12	-	
TSPIxCsn output ← TSPIxSCK rise/fall time	t _{CSU}	(t _{CYC} x k1) - 20	(t _{CYC} x k1) + 9	30	59	
TSPIxSCK rise/fall time → TSPIxCsn hold time	t _{CHD}	(t _{CYC} x (k2 + 0.5))-20	-	55	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t _{DSU}	35 - 2x T(Note1)	-	10	-	
		35 - T(Note2)				
TSPIxSCK rise/fall time → TSPIxRXD hold time	t _{DHD}	2xT - 10.5 (Note1)	-	14.5	-	
		T-10.5 (Note2)		14.5		
TSPIxSCK rise/fall time → TSPIxTXD hold time	t _{ODLY1}	-18	-	-18	-	
TSPIxSCK rise/fall time → TSPIxTXD delay time	t _{ODLY2}	-	16	-	16	
TSPIxCsn fall → TSPIxTXD delay time	t _{ODLY3}	(t _{CYC} x (k1 - 0.5))-25	(t _{CYC} x (k1 - 0.5))+9	0	34	

Note 1: In this case [TSP_IxCR2]<RXDLY>=1 ,f_{sys}=80MHzNote 2: In this case [TSP_IxCR2]<RXDLY>=0 ,f_{sys}=40MHz

2.7V ≤ DVDD5=AVDD5< 4.5V

Parameter	Symbol	Equation		f _{sys} = 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK output frequency	f _{CYC}	-	20	-	20	MHz
TSPIxSCK output cycle	t _{CYC}	50	-	50	-	
TSPIxSCK low level output pulse width	t _{WL}	(t _{CYC} /2) - 16	-	9	-	
TSPIxSCK high level output pulse width	t _{WH}	(t _{CYC} /2) - 16	-	9	-	
TSPIxCsn output ← TSPIxSCK rise/fall time	t _{CSU}	(t _{CYC} x k1) - 20	(t _{CYC} x k1) + 11	30	61	
TSPIxSCK rise/fall time → TSPIxCsn hold time	t _{CHD}	(t _{CYC} x (k2 + 0.5))-20	-	55	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t _{DSU}	45 - 2xT (Note1)	-	20	-	
		45 - T(Note2)		20		
TSPIxSCK rise/fall time → TSPIxRXD hold time	t _{DHD}	2xT-10.5 (Note1)	-	14.5	-	
		T-10.5 (Note2)	-	14.5		
TSPIxSCK rise/fall time → TSPIxTXD hold time	t _{ODLY1}	-18	-	-18	-	
TSPIxSCK rise/fall time → TSPIxTXD delay time	t _{ODLY2}	-	16	-	16	
TSPIxCsn fall → TSPIxTXD delay time	t _{ODLY3}	(t _{CYC} x (k1 - 0.5))-25	(t _{CYC} x (k1 - 0.5))+13	0	38	

Note 1: In this case [TSP_IxCR2]<RXDLY>=1 ,f_{sys}=80MHzNote 2: In this case [TSP_IxCR2]<RXDLY>=0 ,f_{sys}=40MHz

(2) Master in SPI mode (TSPI0)

4.5V \leq DVDD5=AVDD5 \leq 5.5V

Parameter	Symbol	Equation		fsys = 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK output frequency	f _{CYC}	-	5.88	-	5.88	MHz ns
TSPIxSCK output cycle	t _{CYC}	170	-	170	-	
TSPIxSCK low level output pulse width	t _{WL}	(t _{CYC} /2) - 13	-	72	-	
TSPIxSCK high level output pulse width	t _{WH}	(t _{CYC} /2) - 13	-	72	-	
TSPIxCsn output ← TSPIxSCK rise/fall time	t _{CSU}	(t _{CYC} x k1) - 140	(t _{CYC} x k1) + 9	30	179	
TSPIxSCK rise/fall time → TSPIxCsn hold time	t _{CHD}	(t _{CYC} x (k2 + 0.5))-20	-	235	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t _{DSU}	35 - 2x T(Note1)	-	10	-	
		35 - T(Note2)	-	10	-	
TSPIxSCK rise/fall time → TSPIxRXD hold time	t _{DHD}	2xT - 10.5 (Note1)	-	14.5	-	
		T - 10.5(Note2)	-	14.5	-	
TSPIxSCK rise/fall time → TSPIxTXD hold time	t _{ODLY1}	-18	-	-18	-	
TSPIxSCK rise/fall time → TSPIxTXD delay time	t _{ODLY2}	-	16	-	16	
TSPIxCsn fall → TSPIxTXD delay time	t _{ODLY3}	(t _{CYC} x (k1- 0.5))-145	(t _{CYC} x (k1- 0.5))+9	-60	94	

Note 1: In this case [TSPIxCR2]<RXDLY>=1, fsys=80MHz

Note 2: In this case [TSPIxCR2]<RXDLY>=0, fsys=40MHz

2.7V \leq DVDD5=AVDD5 \leq 4.5V

Parameter	Symbol	Equation		fsys = 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK output frequency	f _{CYC}	-	4.34	-	4.34	MHz ns
TSPIxSCK output cycle	t _{CYC}	230	-	230	-	
TSPIxSCK low level output pulse width	t _{WL}	(t _{CYC} /2) - 16	-	99	-	
TSPIxSCK high level output pulse width	t _{WH}	(t _{CYC} /2) - 16	-	99	-	
TSPIxCsn output ← TSPIxSCK rise/fall time	t _{CSU}	(t _{CYC} x k1) - 200	(t _{CYC} x k1) + 9	30	239	
TSPIxSCK rise/fall time → TSPIxCsn hold time	t _{CHD}	(t _{CYC} x (k2 + 0.5))-20	-	325	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t _{DSU}	45 - 2xT (Note1)	-	20	-	
		45 - T(Note2)	-	20	-	
TSPIxSCK rise/fall time → TSPIxRXD hold time	t _{DHD}	2xT-10.5 (Note1)	-	14.5	-	
		T-10.5(Note2)	-	14.5	-	
TSPIxSCK rise/fall time → TSPIxTXD hold time	t _{ODLY1}	-18	-	-18	-	
TSPIxSCK rise/fall time → TSPIxTXD delay time	t _{ODLY2}	-	16	-	16	
TSPIxCsn fall → TSPIxTXD delay time	t _{ODLY3}	(t _{CYC} x (k1- 0.5))-211	(t _{CYC} x (k1- 0.5))+13	-96	128	

Note 1: In this case [TSPIxCR2]<RXDLY>=1, fsys=80MHz

Note 2: In this case [TSPIxCR2]<RXDLY>=0, fsys=40MHz

(3) Slave in SPI mode(TSPI0/1/2/3/4)

4.5V \leq DVDD5=AVDD5 \leq 5.5V

Parameter	Symbol	Equation		$f_{sys} = 80MHz$		Unit
		Min	Max	Min	Max	
TSPIxSCK Input frequency	f_{CYC}	-	10	-	10	MHz
TSPIxSCK Input cycle	t_{CYC}	100	-	100	-	ns
TSPIxSCK low level Input pulse width	t_{WL}	37	-	37	-	
TSPIxSCK high level Input pulse width	t_{WH}	37	-	37	-	
TSPIxCSIN Input ← TSPIxSCK rise/fall time	t_{CSU1}	$(t_{CYC} \times (k1 + 0.5)) + 15$	-	170	-	
TSPIxCSIN Input ← TSPIxSCK rise/fall time	t_{CSU2}	$(t_{CYC} \times k1) - 15$	-	80	-	
TSPIxSCK rise/fall time → TSPIxCSIN hold time	t_{CHD}	7	-	7	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t_{DSU}	7	-	7	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	t_{DHD}	10	-	10	-	
TSPIxSCK rise/fall → TSPIxTXD hold time	t_{ODLY1}	0	-	0	-	
TSPIxSCK rise/fall → TSPIxTXD delay time	t_{ODLY2}	-	49	-	49	
TSPIxCSIN fall → TSPIxTXD delay time	t_{ODLY3}	-	$(t_{CYC} \times (k1 - 0.5)) + 5$	-	55	
TSPIxCSIN high level input pulse width	t_{WDIS}	$T \times 2 + 20$	-	45	-	

2.7V \leq DVDD5=AVDD5 $<$ 4.5V

Parameter	Symbol	Equation		$f_{sys} = 80MHz$		Unit
		Min	Max	Min	Max	
TSPIxSCK Input frequency	f_{CYC}	-	10	-	10	MHz
TSPIxSCK Input cycle	t_{CYC}	100	-	100	-	ns
TSPIxSCK low level Input pulse width	t_{WL}	37	-	37	-	
TSPIxSCK high level Input pulse width	t_{WH}	37	-	37	-	
TSPIxCSIN Input ← TSPIxSCK rise/fall time	t_{CSU1}	$(t_{CYC} \times (k1 + 0.5)) + 15$	-	170	-	
TSPIxCSIN Input ← TSPIxSCK rise/fall time	t_{CSU2}	$(t_{CYC} \times k1) - 15$	-	80	-	
TSPIxSCK rise/fall time → TSPIxCSIN hold time	t_{CHD}	7	-	7	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t_{DSU}	7	-	7	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	t_{DHD}	10	-	10	-	
TSPIxSCK rise/fall → TSPIxTXD hold time	t_{ODLY1}	0	-	0	-	
TSPIxSCK rise/fall → TSPIxTXD delay time	t_{ODLY2}	-	55	-	55	
TSPIxCSIN fall → TSPIxTXD delay time	t_{ODLY3}	-	$(t_{CYC} \times (k1 - 0.5)) + 5$	-	55	
TSPIxCSIN high level input pulse width	t_{WDIS}	$T \times 2 + 20$	-	45	-	

(4) Master in SIO Mode (TSPI0/1/2/3/4)

4.5V \leq DVDD5=AVDD5 \leq 5.5V

Parameter	Symbol	Equation		fsys= 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK Output Frequency	f _{CYC}	-	20	-	20	MHz
TSPIxSCK Output cycle	t _{CYC}	50	-	50	-	
TSPIxSCK Low level Output pulse width	t _{WL}	(t _{CYC} /2)-13	-	12	-	
TSPIxSCK High level Output pulse width	t _{WH}	(t _{CYC} /2)-13	-	12	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t _{DSU}	35-2×T (Note1)	-	10	-	
		35-T (Note2)	-	10	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	t _{DHD}	2×T-10.5 (Note1)	-	14.5	-	
		T-10.5 (Note2)	-	14.5	-	
TSPIxSCK rise/ fall → TSPIxTXD hold time	t _{ODLY1}	-18	-	-18	-	
TSPIxSCK Rise/ fall → TSPIxTXD delay time	t _{ODLY2}	-	16	-	16	

Note 1: In this case [TSP_IxCR2]<RXDLY>=1, fsys=80MHzNote 2: In this case [TSP_IxCR2]<RXDLY>=0, fsys=40MHz2.7V \leq DVDD5=AVDD5 \leq 4.5V

Parameter	Symbol	Equation		fsys= 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK Output Frequency	f _{CYC}	-	20	-	20	MHz
TSPIxSCK Output cycle	t _{CYC}	50	-	50	-	
TSPIxSCK Low level output pulse width	t _{WL}	(t _{CYC} /2)-16	-	9	-	
TSPIxSCK High level output pulse width	t _{WH}	(t _{CYC} /2)-16	-	9	-	
TSPIxRXD Input ← TSPIxSCK rise/fall time	t _{DSU}	45-2×T (Note1)	-	20	-	
		45-T (Note2)	-	20	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	t _{DHD}	2×T-10.5 (Note1)	-	14.5	-	
		T-10.5 (Note2)	-	14.5	-	
TSPIxSCK rise/fall → TSPIxTXD hold time	t _{ODLY1}	-18	-	-18	-	
TSPIxSCK rise/fall → TSPIxTXD delay time	t _{ODLY2}	-	16	-	16	

Note 1: In this case [TSP_IxCR2]<RXDLY>=1, fsys=80MHzNote 2: In this case [TSP_IxCR2]<RXDLY>=0, fsys=40MHz

(5) Slave in SIO mode (TSPI0/1/2/3/4)

4.5V ≤ DVDD5=AVDD5 ≤ 5.5V

Parameter	Symbol	Equation		f _{sys} = 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK Input Frequency	f _{CYC}	-	10	-	10	MHz
TSPIxSCK Input Cycle	t _{CYC}	100	-	100	-	
TSPIxSCK Low level Input Pulse Width	t _{WL}	37	-	37	-	
TSPIxSCK High level Input Pulse Width	t _{WH}	37	-	37	-	
TSPIxSCK rise/fall → TSPIxCSIN hold time	t _{CHD}	7	-	7	-	
TSPIxRXD Input ← SPIxSCK rise/fall time	t _{DSU}	7	-	7	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	t _{DHD}	10	-	10	-	
TSPIxSCK rise/fall → TSPIxTXD hold time	t _{ODLY1}	0	-	0	-	
TSPIxSCK rise/fall → TSPIxTXD delay time	t _{ODLY2}	-	49	-	49	

2.7V ≤ DVDD5=AVDD5 < 4.5V

Parameter	Symbol	Equation		f _{sys} = 80MHz		Unit
		Min	Max	Min	Max	
TSPIxSCK Input Frequency	f _{CYC}	-	10	-	10	MHz
TSPIxSCK Input Cycle	t _{CYC}	100	-	100	-	
TSPIxSCK Low level Input Pulse Width	t _{WL}	37	-	37	-	
TSPIxSCK High level Input Pulse Width	t _{WH}	37	-	37	-	
TSPIxSCK rise/fall → TSPIxCSIN hold time	t _{CHD}	7	-	7	-	
TSPIxRXD Input ← SPIxSCK rise/fall time	t _{DSU}	7	-	7	-	
TSPIxSCK rise/fall → TSPIxRXD hold time	t _{DHD}	10	-	10	-	
TSPIxSCK rise/fall → TSPIxTXD hold time	t _{ODLY1}	0	-	0	-	
TSPIxSCK rise/fall → TSPIxTXD delay time	t _{ODLY2}	-	55	-	55	

(1) 1stclock edge sampling (Master)




Figure7.1 1st clock edge sampling (Master)

(2) 1st clock edge sampling (Slave)






Figure7.2 1st clock edge sampling (Slave)

(3) 2nd clock edge sampling (Master)Figure7.3 2nd clock edge sampling (Master)(4) 2nd clock edge sampling (slave)Figure7.4 2nd clock edge sampling (Slave)

7.10.2. I²C Interface (I²C)

7.10.2.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5=AVDD5=2.7V to 5.5V
- Ta = -40 to 85°C
- Output level: Low = 0.4V
- Input level: High = 0.7 × DVDD5, Low = 0.3 × DVDD5
- Load capacity: CL = 30pF

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.2.2. AC Electrical Characteristics

T indicate the Operation clock cycle of I²C.

The value of **n** is the SCL output clock frequency specified with [I2CxCRJ]<SCK>.

The value of **p** is the prescaler dividing ratio specified with [I2CxPRS]<PRSKC>.

Parameter	Symbol	Standard mode		Fast mode		Unit
		Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	0	100	0	400	kHz
Start condition hold time	t _{HD, STA}	4.0	-	0.6	-	μs
SCL clock Low width (Input) (Note 1)	t _{LOW}	4.7	-	1.3	-	
SCL clock High width (Input) (Note 2)	t _{HIGH}	4.0	-	0.6	-	
Re-start condition setup time (Note 5)	t _{SU, STA}	4.7	-	0.6	-	
Data hold time (Input) (Note 3, 4)	t _{HD, DAT}	0	-	0	-	
Data setup time	t _{SU, DAT}	250	-	100	-	ns
Stop condition setup time	t _{SU, STO}	4.0	-	0.6	-	μs
Bus free time between stop condition and start condition (Note 5)	t _{BUF}	4.7	-	1.3	-	

Note1: SCL clock low level width (output): p × (2ⁿ⁺¹+10)/T ([I2CxOP]<NFSEL>=0)

Note2: SCL clock high level width (output): p × (2ⁿ⁺¹+6)/T ([I2CxOP]<NFSEL>=0)


On I²C bus standard, the maximum speed of standard mode/fast mode is 100kHz/400 kHz respectively.

Note that an internal SCL clock frequency is determined by the fsys and the calculation of Note 1 and Note 2 above-mentioned.

Note3: The data hold time (output) is equal to four cycles of the prescaler clock (Tprskc) started from the internal SCL.

Note4: On I²C bus standard, it is described that a data internal hold time should be set at least 300 ns to avoid unstable condition on the falling of the SCL when the SDA is input; however, this precaution is not supported in this MCU. Also, the edge slope control function for the SCL is not available. Therefore, when the customer designs the MCU, make sure to follow the data hold time (input) in the table above. Note that tr/tf on the SCL/SDA should be included in the data hold time.

Note5: Depends on software.

**Figure7.5 AC timing of I²C**

7.10.3. 32-bit Timer Event Counter (T32A)

This section describes AC characteristics of T32AxINA0/A1, T32AxINB0/B1, and T32AxINC0/C1.

7.10.3.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5=AVDD5=2.7V to 5.5V
- Ta = -40 to 85°C
- Input level: High = $0.75 \times \text{DVDD5}$, Low = $0.25 \times \text{DVDD5}$
- Load capacity: CL = 30pF

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.3.2. AC Characteristics

“T” in the table below indicates the operation clock cycle of the T32A. The operation clock of the T32A is the same cycle as the ΦT_0 clock. This cycle is depending on the Prescaler Clock setting.

- (1) Operation other than the pulse count

Parameter	Symbol	Equation		$f_{sys}=80$ MHz		Unit
		Min	Max	Min	Max	
Low level pulse width	t_{VCKL}	$2T + 20$	-	45	-	ns
High level pulse width	t_{VCKH}	$2T + 20$	-	45	-	

- (2) At the pulse count

Parameter	Symbol	Equation		$f_{sys}=80$ MHz		Unit
		Min	Max	Min	Max	
Pulse cycle	t_{DCYC}	1000	-	1000	-	ns
Low level pulse width	t_{PWL}	500	-	500	-	
High level pulse width	t_{PWH}	500	-	500	-	
Input setup	t_{ABS}	$(NF+1) \times T + 20$	-	82.5	-	
Input hold	t_{ABH}	$(NF+1) \times T + 20$	-	82.5	-	

NF Value is depending on the $[T32AxPLSCR]<NF[1:0]>$ setting as following.

$[T32AxPLSCR]<NF[1:0]>$	NF Value of Formula
00	0
01	2
10	4
11	8




Figure 7.6 Count Pulse input

7.10.4. External Interrupt

7.10.4.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5=AVDD5=2.7V to 5.5V
- $T_a = -40$ to 85°C
- Input level: High = $0.75 \times DVDD5$, Low = $0.25 \times DVDD5$
- Load capacity: $CL = 30\text{pF}$

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.4.2. AC Electrical Characteristics

“T” in the table below indicates the cycle of the system clock (f_{sys}).

(1) NORMAL, IDLE mode

Parameter	Symbol	Equation		$f_{sys}=80\text{ MHz}$		Unit
		Min	Max	Min	Max	
Low level pulse width	t_{INTAL1}	$T + 100$	-	112.5	-	ns
High level pulse width	t_{INTAH1}	$T + 100$	-	112.5	-	ns

(5) STOP1, STOP2 mode

Parameter	Symbol	Equation		$f_{sys}=80\text{ MHz}$		Unit
		Min	Max	Min	Max	
Low level pulse width	t_{INTCL2}	125	-	125	-	ns
High level pulse width	t_{INTCH2}	125	-	125	-	ns

7.10.5. Trigger Input (TRGINx)

7.10.5.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5=AVDD5 = 2.7V to 5.5V
- Ta = -40 to 85°C
- Input level: High = $0.75 \times \text{DVDD5}$, Low = $0.25 \times \text{DVDD5}$
- Load capacity: CL = 30pF

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.5.2. AC Electrical Characteristics

“T” in the table below indicates the cycle of the system clock (f_{sys}).

Parameter	Symbol	Equation		f _{sys} =80 MHz		Unit
		Min	Max	Min	Max	
Low level pulse width	t _{ADL}	2T + 20	-	45	-	ns
High level pulse width	t _{ADH}	2T + 20	-	45	-	ns

7.10.6. Debug Communication

7.10.6.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5 = AVDD5 = 2.7V to 5.5V
- Ta = -40 to 85°C
- Output level: High = $0.8 \times \text{DVDD5}$, Low = $0.2 \times \text{DVDD5}$
- Input level: High = $0.75 \times \text{DVDD5}$, Low = $0.25 \times \text{DVDD5}$
- Load capacity: CL = 30pF

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.6.2. SWD Interface

$4.5V \leq \text{DVDD5}=\text{AVDD5} \leq 5.5V$

Parameter	Symbol	Min	Max	Unit
CLK cycle	t_{dck}	100	-	ns
Output data hold time from the rising edge of CLK	t_{d1}	4	-	
Output data valid time from the rising edge of CLK	t_{d2}	-	33	
Input data valid time from the rising edge of CLK	t_{ds}	20	-	
Input data hold time from the rising edge of CLK	t_{dh}	15	-	

$2.7V \leq \text{DVDD5}=\text{AVDD5} < 4.5V$

Parameter	Symbol	Min	Max	Unit
CLK cycle	t_{dck}	100	-	ns
Output data hold time from the rising edge of CLK	t_{d1}	4	-	
Output data valid time from the rising edge of CLK	t_{d2}	-	45	
Input data valid time from the rising edge of CLK	t_{ds}	20	-	
Input data hold time from the rising edge of CLK	t_{dh}	15	-	

7.10.6.3. JTAG Interface

4.5V ≤ DVDD5=AVDD5≤ 5.5V

Parameter	Symbol	Min	Max	Unit
CLK cycle	t_{dck}	100	-	ns
Output data hold time from the rising edge of CLK	t_{d3}	4	-	
Output data valid time from the rising edge of CLK	t_{d4}	-	33	
Input data valid time from the rising edge of CLK	t_{ds}	20	-	
Input data hold time from the rising edge of CLK	t_{dh}	15	-	

2.7V ≤ DVDD5=AVDD5< 4.5V

Parameter	Symbol	Min	Max	Unit
CLK cycle	t_{dck}	100	-	ns
Output data hold time from the rising edge of CLK	t_{d3}	4	-	
Output data valid time from the rising edge of CLK	t_{d4}	-	45	
Input data valid time from the rising edge of CLK	t_{ds}	20	-	
Input data hold time from the rising edge of CLK	t_{dh}	15	-	




Figure7.7 JTAG/SWD waveform

7.10.6.4. ETM Trace

4.5V≤DVDD5=AVDD5≤ 5.5V

Parameter	Symbol	Min	Max	Unit
TRACECLK cycle	t_{tclk}	50	-	ns
Data valid time from rising on TRACECLK	t_{setupr}	2	-	
TRACEDATA hold time from the rising edge of TRACECLK	t_{holdr}	1	-	
TRACEDATA valid time from the falling edge of TRACECLK	t_{setupf}	2	-	
TRACEDATA hold time from the falling edge of TRACECLK	t_{holdf}	1	-	

2.7V ≤DVDD5=AVDD5< 4.5V

Parameter	Symbol	Min	Max	Unit
TRACECLK cycle	t_{tclk}	100	-	ns
Data valid time from rising on TRACECLK	t_{setupr}	2	-	
TRACEDATA hold time from the rising edge of TRACECLK	t_{holdr}	1	-	
TRACEDATA valid time from the falling edge of TRACECLK	t_{setupf}	2	-	
TRACEDATA hold time from the falling edge of TRACECLK	t_{holdf}	1	-	




Figure7.8 Trace signal waveform

7.10.7. SCOUT Pin

7.10.7.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5= AVDD5= 2.7V to 5.5V
- Ta = -40 to 85°C
- Output level: High = $0.8 \times \text{DVDD5}$, Low = $0.2 \times \text{DVDD5}$
- Load capacity: CL = 30pF

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.7.2. AC Electrical Characteristics

“T” in the table indicates the cycle of the SCOUT output waveform.

Parameter	Symbol	Equation		SCOUT = 20MHz		Unit
		Min	Max	Min	Max	
Low level pulse width	t _{SCL}	0.5T- 10	-	15	-	ns
High level pulse width	t _{SCH}	0.5T- 10	-	15	-	




Figure7.9 SCOUT wave output

7.10.8. Noise Filter Characteristics

Parameter	Condition	Min	Typ.	Max	Unit
Noise cancel width	-	15	30	60	ns

7.10.9. External Clock Input

7.10.9.1. AC Measurement Conditions

The AC characteristics are the result under the measurement conditions below:

- DVDD5 = AVDD5 = 2.7V to 5.5V
- Ta = -40 to 85°C
- Input level: High = $0.75 \times \text{DVDD5}$, Low = $0.25 \times \text{DVDD5}$
- Load capacity: CL = 30pF

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.10.9.2. AC Electrical Characteristics

Parameter	Symbol	Min	Typ.	Max	Unit
Clock frequency($1/t_{ehcin}$)	$f_{EHCLKIN}$	6	-	20	MHz
Clock duty	-	45	-	55	%
Clock rise time	t_r	-	-	10	ns
Clock fall time	t_f	-	-	10	ns




Figure 7.10 External clock input waveform

7.11. Flash Memory Characteristics

7.11.1. Code Flash

DVDD5=2.7V to 5.5V
Ta=-40 to 85°C

Parameter	Condition	Min	Typ.	Max	Unit
Endurance	-	-	-	10,000	cycles
Programming time	Word Program time	-	29.5	-	μs
Erase time	Page Erase time	1.1	-	4.3	ms
	Block Erase time	8.6	-	34	
	Area Erase time(Note2)	-	9.2	-	

Note1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note2: No block with effective protection.

7.11.2. Data Flash

DVDD5=2.7V to 5.5V
Ta=-40 to 85°C

Parameter	Condition	Min	Typ.	Max	Unit
Endurance	-	-	-	100,000	cycles
Programing time	-	-	64.7	-	μs
Erase time	Page Erase time	1	-	3.9	ms
	Block Erase time	15.4	-	62.1	
	Area Erase time(Note2)	-	9.2	-	

Note1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note2: No block with effective protection.

7.11.3. Chip Erase

DVDD5= 2.7V to 5.5V
Ta= -40 to 85°C

Parameter	Condition	Min	Typ.	Max	Unit
Chip Erase time	Erasing of Code Flash, Data Flash, Protect Bits(Code), Protect Bits(Data), User Information Area and Security bits	23.4	-	62.7	ms

Note1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note2: When Chip Erase command executes, no block with effective protection.

7.12. Regulator

Parameter	Condition	Min	Typ.	Max	Unit
Capacitance of REGOUT1 capacitor	DVDD5=2.7V to 5.5V Ta=-40 to 85°C	-	4.7	-	μF
Capacitance of REGOUT2 capacitor		-	4.7	-	

Note: DVDD5 is a generic name for DVDD5A, DVDD5B.

7.13. Oscillation Circuit

7.13.1. Internal Oscillator

DVDD5= 2.7V to 5.5V
Ta= -40 to 85°C

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Oscillation frequency	f_{IHOSC1}	Factory out, IC data (Note2)	-	10	-	MHz
	f_{IHOSC2}		-	10	-	

Note1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note2: Not included the influence depend on the variations after Factory shipping. Please execute oscillator adjustment by the trimming register, if it is required.

7.13.2. External Oscillator

DVDD5= 2.7V to 5.5V
Ta= -40 to 85°C

Parameter	Symbol	Condition	Min	Typ.	Max	Unit
Oscillation frequency	f_{EHOOSC}	-	6	-	12	MHz
	f_{ELOOSC}		30	-	34	kHz

Note1: DVDD5 is a generic name for DVDD5A, DVDD5B.

Note2: Please contact the oscillator vendor, regarding the matching data of the device and the oscillator.

7.13.3. Oscillation Circuit




Figure 7.11 Oscillation circuit sample

To obtain a stable oscillation, load capacity and the position of the oscillator must be configured properly. Since these factors are strongly affected by substrate patterns, please evaluate oscillation stability using the substrate you use.

This product has been evaluated by the oscillator vendor below. Please refer this information when selecting external parts.

7.13.4. Ceramic Oscillator

This product has been evaluated by the ceramic oscillator by Murata Manufacturing Co., Ltd.
Please refer to the Murata Website for details.

7.13.5. Crystal Oscillator

This product has been evaluated by the crystal oscillator by KYOCERA Corporation.
Please refer to the KYOCERA Website for details.




7.13.6. Precautions for designing printed circuit board

Be sure to design printed circuit board patterns that connect a crystal unit with other oscillation elements so that the length of such patterns become shortest possible to prevent deterioration of characteristics due to stray capacitances and wiring inductance. For multi-layer circuit boards, it is important not to wire the ground and other signal patterns right beneath the oscillation circuit. For more information, please refer to the URL of the oscillator vendor.

8. Package Dimensions



8.1. P-LQFP144-2020-0.50-002

Unit: mm




8.2. P-LQFP128-1414-0.40-001

Unit: mm




8.3. P-LQFP100-1414-0.50-002

Unit: mm




8.4. P-QFP100-1420-0.65-001

Unit: mm



8.5. P-LQFP80-1212-0.50-003

Unit: mm



9. Precautions

This Page explains general precautions on the use of Toshiba MCUs.

Note that if there is a difference between the general precautions and the description in the body of the document, the description in the body of document has higher priority.

(1) The MCUs' operation at power-on

At power-on, internal state of the MCUs is unstable. Therefore, state of the pins is undefined until reset operation is completed.

When a reset is performed by an external reset pin, pins of the MCUs that use the reset pin are undefined until reset operation by the external pin is completed.

Also, when a reset is performed by the internal power-on reset, pins of the MCUs that use the internal power-on reset are undefined until power supply voltage reaches the voltage at which power- on reset is valid.

(2) Unused pins

Unused input/output ports of the MCUs are prohibited to use. The pins are high-impedance.

Generally, if MCUs operate while the high-impedance pins left open, electrostatic damage or latch- up may occur in the internal LSI due to induced voltage influenced from external noise.

We recommend that each unused pin should be connected to the power supply pins or GND pins via resistors.

(3) Clock oscillation stability

A reset state must be released after the clock oscillation becomes stable. If the clock is changed to another clock while the program is in progress, wait until the clock is stable.

10. Revision History

Table 10.1 Revision History

Revision	Date	Description
1.0	2017-07-11	<p>New Release</p> <ul style="list-style-type: none"> -General Description Modified "ARM" to "Arm" "256K to 512K bytes" to "256 to 512KB" and "32K bytes" to "32KB", Deleted "(14x14mm,0.65mm pitch)" in the figure. -Features OFD: Corrected "detection" to "detector", LVD: Deleted "low", added "circuit". UART:Corrected to "Asynchronous Serial Communication Circuit", "2.4Mbps" to "2.5Mbps". RMC: Corrected to "control singnal preprocesor". -Products Lists Categorized by Functions Table1: Modified "Products lists(1)" to "Products List", Deleted TMPM3HMF...TMPM3HMFYDFG. -Preface: Modified description about Arm. -Terms and Abbreviations Corrected A-PMD,DMAC,EHOSC,ELOSC,IHOSC,I2CS,POR,RAMP,RMC,SIWDT,T32A -1.Block Diagram: Added RAMP and modified DMAC,PORT,I2CS in Figure1.1. -2.5.LQFP80: Deleted TMPM3HMF...TMPM3HMFYDFG. -3.1.List of Memory Sizes: Deleted TMPM3HMF...TMPM3HMFYDFG in Table3.1. -4.1.1.Function Pins of Peripheral Corrected "timer" to "timer A" at T32AxOUTA in Table4.1. -4.1.2.Debug Pins: Modified "Function" to "Debug Port" in Table4.2. -4.1.3.Control Pins./ 4.1.4. Power Supply Pins: Deleted "Function" in Table4.3./4.4 -4.2.Functional Pin and Ports Assignment Modified description "terminal" to "pin", Corrected "conection" to "connection" of Table4.5, Added and modified in table4.17. -4.3.Ports: Delete "State" about reset state. -5.1.Reference Manuals Deleted "(Version x)" in Table5.1, Corrected "Driver" to "Control Circuit" at A-PMD-B. -5.7.Oscillation Frequency Detector: Corrected to "Oscillation Frequency Detector". -5.14. I²C Interface: Corrected -5.15.8-bit Digital to Analog Converter: Modified to "Digital to Analog". -5.16.12-bit Analog to Digital Converter: Modified to "Analog to Digital". - 5.17.Comparator (COMP): Corrected. - 5.22.Clock Selective Watchdog Timer Corrected "internal oscillator" to "internal oscillator1", "oscillator for the OFD" to "oscillator2". -5.23.Remote control signal processor: Corrected. -6.1.PORT:Corrected Figure PA6,PA7...PV3, PH0 to PH3. -6.3.Control Pin: Added "MODE pin...." Figure MODE -6.4.Clock control:Modified Figure X1,X2 and XT1,XT2 -7.1.Absolute Maximum Ratings Table7.1:Modified port description.,modified Rating of AVDD5 and added "(Note1)", Added Note1. -7.2.DC Electrical Characteristics (1/2): Corrected Condition of VDD Modified port description in table. -7.3.DC Electrical Characteristics (2/2): Corrected "detai" to "detail" STOP1,STOP2 Typ. value in table. Table7.2: Corrected "High-speed frequency" to "High speed", "oscillator(IHOSC)" to "oscillator1 (IHOSC1)", "Low-speed" to "External low speed", "LOSC" to "ELOSC". Deleted "LOSC=..." under Table7.2. -7.4.12-bit AD Converter Characteristics: Modified Condition and Specification in table. Added "(Note3)" in "Conversion time". Added Note3. 7.5.8-bit DA Converter Characteristics: Corrected "=4MΩ" to "=10MΩ" in table. -7.7.Characteristics of Internal processing at RESET Modified "4" to "0.01" in V_{PON}(Min) of the table. -7.8.Characteristics of Power On Reset: Corrected. -7.9.Characteristics of Voltage Detection Circuit Corrected "250" to "200" in t_{VDDT1}(Max) of the table. -7.10.1.2.AC Electrical Characteristics: Corrected "[TSPIxSCK]" to "TSPIxSCK". -7.10.2. I²C Interface: Corrected. -7.10.2.1.AC Measurement Conditions: Deleted "Pull-up resistor: 200Ω" in condition. -7.10.3. 32-bit Timer Event Counter: Corrected. -7.10.3.2. AC Characteristics: Corrected Symbol in table "(2)At the puls count" and
2.0	2018-03-27	<ul style="list-style-type: none"> - 5.22.Clock Selective Watchdog Timer Corrected "internal oscillator" to "internal oscillator1", "oscillator for the OFD" to "oscillator2". -5.23.Remote control signal processor: Corrected. -6.1.PORT:Corrected Figure PA6,PA7...PV3, PH0 to PH3. -6.3.Control Pin: Added "MODE pin...." Figure MODE -6.4.Clock control:Modified Figure X1,X2 and XT1,XT2 -7.1.Absolute Maximum Ratings Table7.1:Modified port description.,modified Rating of AVDD5 and added "(Note1)", Added Note1. -7.2.DC Electrical Characteristics (1/2): Corrected Condition of VDD Modified port description in table. -7.3.DC Electrical Characteristics (2/2): Corrected "detai" to "detail" STOP1,STOP2 Typ. value in table. Table7.2: Corrected "High-speed frequency" to "High speed", "oscillator(IHOSC)" to "oscillator1 (IHOSC1)", "Low-speed" to "External low speed", "LOSC" to "ELOSC". Deleted "LOSC=..." under Table7.2. -7.4.12-bit AD Converter Characteristics: Modified Condition and Specification in table. Added "(Note3)" in "Conversion time". Added Note3. 7.5.8-bit DA Converter Characteristics: Corrected "=4MΩ" to "=10MΩ" in table. -7.7.Characteristics of Internal processing at RESET Modified "4" to "0.01" in V_{PON}(Min) of the table. -7.8.Characteristics of Power On Reset: Corrected. -7.9.Characteristics of Voltage Detection Circuit Corrected "250" to "200" in t_{VDDT1}(Max) of the table. -7.10.1.2.AC Electrical Characteristics: Corrected "[TSPIxSCK]" to "TSPIxSCK". -7.10.2. I²C Interface: Corrected. -7.10.2.1.AC Measurement Conditions: Deleted "Pull-up resistor: 200Ω" in condition. -7.10.3. 32-bit Timer Event Counter: Corrected. -7.10.3.2. AC Characteristics: Corrected Symbol in table "(2)At the puls count" and

		<p>signal name in Figure7.6.</p> <ul style="list-style-type: none">- 7.13.3.Oscillation Circuit: Modified “frequency” to “speed”.-7.13.4.Ceramic Oscillator/7.13.5.Crystal Oscillator Modified description, Deleted url.- 8.6.:Deleted P-LQFP80-1414-0.65-001-List of All pins: Corrected “PU” to “Pull-up/Pull-down” in the table(1)/(2)-Part Naming Conventions: “ARM” to “Arm”, “Cortex-M4” to ”Cortex-M4 with FPU”.
--	--	---

Appendix

List of All pins

Combination Function A to B: These are the functions which become effective without setting up port function registers.
 Combination Function 1 to 6: These are the functions which become effective with setting up port function registers.


List of All pins (1)

M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LQFP100)	M3HN (QFP100)	M3HM (LQFP80)	Pin Name	Combination Function A	Combination Function B	Combination Function 1	Combination Function 2	Combination Function 3	Combination Function 4	Combination Function 5	Combination Function 6	Input/Output	Pull-up/ Pull-down	5V.T	SMT/ CMOS	Under Reset	After Reset	
1	1	1	3	1	PE1	AINA05									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
2	2	2	4	2	PE0	AINA04									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
3	3	3	5	-	PD3	AINA03									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
4	4	4	6	3	PD2	AINA02									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
5	5	5	7	4	PD1	AINA01									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
6	6	6	8	5	PD0	AINA00									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
7	7	7	9	6	AVD05									-	-	-	-	-	-	
8	8	8	10	-	PG1										I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
9	9	9	11	8	PG2	DAC0									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
10	10	10	12	9	PG1	DAC1									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
11	-	-	-	-	PG5										I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
12	-	-	-	-	PG4										I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
13	-	-	-	-	PG6										I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
14	-	-	-	-	PG7										I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
15	11	-	-	-	PG2	INT27	UT3RXD	UT3TXDA	T32A07OUTA	T32A07UTC					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
16	12	-	-	-	PG3	INT28	UT3TXDA	UT3RXD	T32A07INA0	T32A07INCO					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
17	13	-	-	-	PG4		UT3TXDB		T32A07INA1	T32A07INCI					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
18	14	-	-	-	PG5				T32A07OUTB						I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
19	15	-	-	-	PG6				T32A07INB0						I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
20	16	-	-	-	PG7				T32A07INB1						I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
21	17	11	13	10	PA7	INT11	UT3TXDA	UT3RXD							I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
22	18	12	14	11	PA6	INT07	UT3RXDA	UT3TXDA							I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
23	19	13	15	12	PA5		IC215DA		T32A00INB1						I/O	PU/PD	T	SMT	Hi-z	Hi-z
24	20	14	16	13	PA4		IC215SL		TSP100S1	T32A00INB0					I/O	PU/PD	T	SMT	Hi-z	Hi-z
25	21	15	17	14	PA3				TSP100S0	T32A00INB0					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
26	22	16	18	15	PA2		UT0RXD	UT0TXDA	TSP100X0	T32A00INAI	T32A00INCI	EN002		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
27	23	17	19	16	PA1		UT0TXDA	UT0RXD	TSP101X0	T32A00INA0	T32A00INCO	EN002B		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
28	24	18	20	17	PA0		UT0TXDB		TSP105CK	T32A00OUTA	T32A00UTC	TRACECLK		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
29	25	-	-	-	PM7										I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
30	26	19	21	-	PM6	INT15									I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
31	27	20	22	-	PM5					T32A00INB1					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z
32	28	21	23	-	PM4		UT0RTS.N	UT0CTS.N	TSP100S1	T32A00INB0		TRACEADAT3		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
33	29	22	24	-	PM3		UT0CTS.N	UT0RTS.N	TSP100S0	T32A00OUTB	TSP10CSN	TRACEADAT2		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
34	30	23	25	18	PM2	INT09	UT0RXD	UT0TXDA	TSP100X0	T32A00INA1	T32A00INCI	TRACEDATA1		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
35	31	24	26	19	PM1		UT0TXDA	UT0RXD	TSP107X0	T32A00INA0	T32A00INCO	TRACEDATA0		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
36	32	25	27	20	PM0		UT0TXDB		TSP105CK	T32A00OUTA	T32A00UTC	TRACELK		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
37	33	26	28	21	PB0	BOOT_N			TSP11CSN	T32A01OUTA	T32A01UTC	SCOUT		Output	PU/PD	N/A	SMT	Hi-z	Note1	
38	34	27	29	22	PB1	INT03	RXIN0		TSP11CSN	T32A01INA0	T32A01INCO	TRGIN0		I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
39	35	28	30	23	PB2		UT2TXDA	UT2RXD	TSP11SCK	T32A01INA1	T32A01INCI			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
40	36	29	31	24	PB3		UT2RXD	UT2TXDA	TSP11SCK	T32A01OUTB				I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
41	37	30	32	25	PB4		UT2CTS.N	UT2RTS.N	TSP11RDX	T32A01INB0				I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
42	38	31	33	-	PB5		UT2RTS.N	UT2CTS.N	TSP11CSN	T32A01INB1	TSP11CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
43	39	32	34	-	PB6				TSP11CSL	T32A01INA1	TSP11CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
44	40	33	35	-	PB7	INT16								I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
45	-	-	-	-	PJU0	INT30								I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
46	-	-	-	-	PJU1	INT31								I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
47	41	34	36	26	PJL0		UT2TXDA	UT2RXD	IC225CL		TRST_N			I/O	PU/PD	N/A	SMT	PU>Note2	PU>Note2	
48	42	35	37	27	PJL1		UT2RXD	UT2TXDA	IC225DA		TDI			I/O	PU/PD	N/A	SMT	PU>Note2	PU>Note2	
49	43	36	38	28	PJL2		UT2CTS.N	UT2RTS.N	TSP12CSN	T32A06OUTB	TDO/SWV			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
50	44	37	39	29	PJL3	INT08	UT2RTS.N	UT2CTS.N	TSP12CSN	T32A06INA0	TCK/SWCLK			I/O	PU/PD	N/A	SMT	PD>Note2	PD>Note2	
51	45	38	40	30	PJL4	INT12			TSP12CSN	T32A06INA1	TMS/SWIO			I/O	PU/PD	N/A	SMT	PU>Note2	PU>Note2	
52	46	39	41	-	PJL5				TSP12CSN	T32A06OUTC				I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
53	47	40	42	-	PJL6				TSP12CSN	T32A06INA0	TSP12CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
54	48	-	-	-	PJL7				TSP12CSN	T32A06INA1	TSP12CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
55	-	-	-	-	PJ7	INT29			TSP12CSN	T32A06INA0	TSP12CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
56	-	-	-	-	PJ6	PT6			TSP12CSN	T32A06INA0	TSP12CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
57	-	-	-	-	PJ5	PT5			TSP12CSN	T32A06OUTC	TSP12CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
58	-	-	-	-	PJ4	PT4			TSP12CSN	T32A06INA0	TSP12CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
59	49	47	49	37	PV3	DVSSA			TSP12CSN	T32A06INA0	TSP12CSN			I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
70	60	48	50	38	PH0	X1	EHCLKIN							Input	PD	N/A	SMT	Hi-z	Hi-z	
71	61	49	51	39	PH1	X2								Input	PD	N/A	SMT	Hi-z	Hi-z	
72	62	50	52	40	RESET_N									Input	PD	N/A	SMT	Hi-z	Hi-z	
73	63	51	53	41	PH2	X1								Input	PD	N/A	SMT	Hi-z	Hi-z	
74	64	52	54	42	PH3	X2								Input	PD	N/A	SMT	Hi-z	Hi-z	
75	65	53	55	43	MODE									Input	PD	N/A	SMT	Hi-z	Hi-z	
76	66	-	-	-	PR4	INT19			TSP145CK					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
77	67	-	-	-	PR5	INT20	TSP144X0							I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
78	68	-	-	-	PR6	INT21	TSP144RXD							I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
79	69	-	-	-	PR7	INT22								I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
80	-	-	-	-	PR8		UT4TXDA							I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
81	-	-	-	-	PR9		UT4TXDA							I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
82	-	-	-	-	PRV7		UT4RXD							I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
83	70	54	56	44	PC0	INT00	IC205CL	T32A02INA0	T32A02UTC					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
84	71	55	57	45	PC1	INT01	IC205DA	T32A02INA0	T32A02INCO					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
85	72	56	58	46	PC2	INT02	IC205CL	T32A02INA1	T32A02INCI	RTCOUT				I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
86	73	57	59	47	PC3		UT4TXDA	UT4RXD	IC205CL					I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
87	74	58	60	48	PC4		UT4RXD	UT4TXDA	IC205CL	T32A02INB0				I/O	PU/PD	N/A	SMT	Hi-z	Hi-z	
88	75	5																		

List of All pins (2)

M3HQ (LQFP144)	M3HP (LQFP128)	M3HN (LOFP100)	M3HN (QFP100)	M3HM (LOFP80)	Pin Name	Combination Function A	Combination Function B	Combination Function 1	Combination Function 2	Combination Function 3	Combination Function 4	Combination Function 5	Combination Function 6	Input/Output	Pull-up/ Pull-down	5V.T	SMT/ CMOS	Under Reset	After Reset
101	88	68	70	53	PN2			UT5RXD	UT5TXDA	T32A05INA1	T32A05INC1			I/O	PU/PD	N/A	SMT	H=z	H=z
102	89	69	71	54	PN1			UT5CTS.N	UT5RTS.N	T32A05INA0	T32A05NC0			I/O	PU/PD	N/A	SMT	H=z	H=z
103	90	70	72	55	PN0			UT5RTS.N	UT5CTS.N	T32A05OUTA	T32A05UTC			I/O	PU/PD	N/A	SMT	H=z	H=z
104	91	71	73	56	PJ0			UT1TXDB	UT1RXD	T32A03INA0	T32A03NC0	X00		I/O	PU/PD	N/A	SMT	H=z	H=z
105	92	72	74	57	PJ1			UT1TXDA	UT1RXD	T32A03INA0	T32A03NC0	X00		I/O	PU/PD	N/A	SMT	H=z	H=z
106	93	73	75	58	PJ2			UT1RXD	UT1TXDA	T32A03INA0	T32A03NC0	V00		I/O	PU/PD	N/A	SMT	H=z	H=z
107	94	74	76	59	PJ3			UT1CTS.N	UT1RTS.N	T32A03OUTB		W00		I/O	PU/PD	N/A	SMT	H=z	H=z
108	95	75	77	60	PJ4	INT04		UT1RTS.N	UT1CTS.N	T32A03INB0		W00		I/O	PU/PD	N/A	SMT	H=z	H=z
109	96	76	78	61	PJ5					Z00				I/O	PU/PD	N/A	SMT	H=z	H=z
110	97	77	79	62	PK0			UT1TXDB	UT1RXD			EM00		I/O	PU/PD	N/A	SMT	H=z	H=z
111	98	78	80	63	PK1	INT05		UT1TXDA	UT1RXD			OV00		I/O	PU/PD	N/A	SMT	H=z	H=z
112	99	79	81	64	PK2			UT1RXD	UT1TXDA	T32A04OUTA	T32A04OUTC			I/O	PU/PD	N/A	SMT	H=z	H=z
113	100	80	82	65	PK3			UT1CTS.N	UT1RTS.N	T32A04INA0	T32A04INC0			I/O	PU/PD	N/A	SMT	H=z	H=z
114	101	81	83	66	PK4			UT1RTS.N	UT1CTS.N	T32A04INA1	T32A04INC1			I/O	PU/PD	N/A	SMT	H=z	H=z
115	102	82	84	67	PK5					T32A04OUTB				I/O	PU/PD	N/A	SMT	H=z	H=z
116	103	83	85	68	PK6					T32A04INB0				I/O	PU/PD	N/A	SMT	H=z	H=z
117	104	84	86	69	PK7	INT13				T32A04INB1				I/O	PU/PD	N/A	SMT	H=z	H=z
118	105	85	87	70	PP3	INT14	TSP13RXD							I/O	PU/PD	N/A	SMT	H=z	H=z
119	106	86	88	71	PP4		TSP13TXD							I/O	PU/PD	N/A	SMT	H=z	H=z
120	107	87	89	72	PP5		TSP13SK							I/O	PU/PD	N/A	SMT	H=z	H=z
121	108	88	90	73	PP6		TSP13CS0	TSP13CSN	PMD0DBG					I/O	PU/PD	N/A	SMT	H=z	H=z
122	109	89	91	74	PP7		TSP13CS1							I/O	PU/PD	N/A	SMT	H=z	H=z
123	110	90	92	74	PP0									I/O	PU/PD	N/A	SMT	H=z	H=z
124	111	91	93	75	PV1									I/O	PU/PD	N/A	SMT	H=z	H=z
125	112	92	94	—	PV2	INT17								I/O	PU/PD	N/A	SMT	H=z	H=z
126	113	93	95	—	PV3	INT18								I/O	PU/PD	N/A	SMT	H=z	H=z
127	—	—	—	—	PV4									I/O	PU/PD	N/A	SMT	H=z	H=z
128	114	—	—	—	DVD5SB									—	—	—	—	—	—
129	115	—	—	—	DVSSB									—	—	—	—	—	—
130	—	—	—	—	PD5	AINA20								I/O	PU/PD	N/A	SMT	H=z	H=z
131	—	—	—	—	PD4	AINA19								I/O	PU/PD	N/A	SMT	H=z	H=z
132	116	—	—	—	PF7	AINA18								I/O	PU/PD	N/A	SMT	H=z	H=z
133	117	—	—	—	PF6	AINA17								I/O	PU/PD	N/A	SMT	H=z	H=z
134	118	—	—	—	PF5	AINA16								I/O	PU/PD	N/A	SMT	H=z	H=z
135	119	—	—	—	PF4	AINA15								I/O	PU/PD	N/A	SMT	H=z	H=z
136	120	—	—	—	PF3	AINA14								I/O	PU/PD	N/A	SMT	H=z	H=z
137	121	—	—	—	PF2	AINA13								I/O	PU/PD	N/A	SMT	H=z	H=z
138	122	94	96	—	PF1	AINA12								I/O	PU/PD	N/A	SMT	H=z	H=z
139	123	95	97	—	PF0	AINA11								I/O	PU/PD	N/A	SMT	H=z	H=z
140	124	96	98	76	PE6	AINA10								I/O	PU/PD	N/A	SMT	H=z	H=z
141	125	97	99	77	PE5	AINA09								I/O	PU/PD	N/A	SMT	H=z	H=z
142	126	98	100	78	PE4	AINA08								I/O	PU/PD	N/A	SMT	H=z	H=z
143	127	99	1	79	PE3	AINA07								I/O	PU/PD	N/A	SMT	H=z	H=z
144	128	100	2	80	PE2	AINA06								I/O	PU/PD	N/A	SMT	H=z	H=z

Part Naming Conventions



RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative.
 - Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
 - Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
 - The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Toshiba:](#)

[TMPM3HQFDFG](#)