| | EED 3.3V <i>IDT70V9089/79S/L</i> 8 SYNCHRONOUS ORT STATIC RAM SS - LAST TIME BUY EXPIRES JUNE 15, 2018 |
|--|--|
| Features: True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access Commercial: 6.5/7.5/9/12/15ns (max.) Industrial: 12ns (max.) Low-power operation IDT70V9089/79S Active: 429mW (typ.) Standby: 3.3mW (typ.) IDT70V9089/79L Active: 429mW (typ.) Standby: 1.32mW (typ.) Flow-Through or Pipelined output mode on either port via the FT/PIPE pin | Counter enable and reset features Dual chip enables allow for depth expansion without additional logic Full synchronous operation on both ports Ans setup to clock and 1ns hold on all control, data, and address inputs Data input, address, and control registers Fast 6.5ns clock to data out in the Pipelined output mode Self-timed write allows fast cycle time 10ns cycle time, 100MHz operation in the Pipelined output mode LVTTL- compatible, single 3.3V (±0.3V) power supply Industrial temperature range (-40°C to +85°C) is available for selected speeds Available in a 100 pin Thin Quad Flatpack (TQFP) package Green parts available, see ordering information |

Functional Block Diagram



1

NOTE:

1. A15x is a NC for IDT70V9079.

Description:

The IDT70V9089/79 is a high-speed 64/32K x 8 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data register, the IDT70V9089/79 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by \overline{CE}_0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using CMOS high-performance technology, these devices typically operate on only 429mW of power.



PinConfigurations^(2,3,4)

- 1. A15x is a NC for IDT70V9079.
- 2. All Vcc pins must be connected to power supply.
- 3. All GND pins must be connected to ground.
- 4. Package body is approximately 14mm x 14mm x 1.4mm.
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

Pin Names

| Left Port | Right Port | Names | | | |
|---------------------------|---------------------------|-----------------------|--|--|--|
| CEOL, CE1L | \overline{CE} OR, CE1R | Chip Enables | | | |
| R/WL | R/Wr | Read/Write Enable | | | |
| ŌĒL | <u>OE</u> R | Output Enable | | | |
| A0L - A15L ⁽¹⁾ | A0r - A15r ⁽¹⁾ | Address | | | |
| I/O0L - I/O7L | I/Oor - I/O7r | Data Input/Output | | | |
| CLKL | CLKR | Clock | | | |
| ADSL | ADSR | Address Strobe | | | |
| | CNTEN R | Counter Enable | | | |
| CNTRSTL | CNTRST R | Counter Reset | | | |
| FT/PIPEL | FT /PIPER | Flow-Through/Pipeline | | | |
| Vdd | | Power (3.3V) | | | |
| V | SS | Ground (0V) | | | |

3750 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

| ŌĒ | CLK | CE ₀ | CE1 | R∕₩ | I/O0-7 | Mode | | |
|----|------------|-------------|-----|-----|---------|-------------------------|--|--|
| Х | \uparrow | Н | Х | Х | High-Z | Deselected - Power Down | | |
| Х | \uparrow | Х | L | Х | High-Z | Deselected - Power Down | | |
| Х | Ŷ | L | Н | L | DATAIN | Write | | |
| L | Ŷ | L | Н | Н | DATAOUT | Read | | |
| Н | Х | L | Н | Х | High-Z | Outputs Disabled | | |
| | | | | | | 3750 tbl 02 | | |

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. \overline{ADS} , \overline{CNTEN} , $\overline{CNTRST} = X$.

3. OE is an asynchronous input signal.

| External Address | Previous Internal Address | Internal Address Used | CLK | ADS | CNTEN | CNTRST | I/O ⁽³⁾ | MODE |
|---------------------|---------------------------------|-----------------------------|------------|------------------|------------------|------------------|--------------------|---|
| An | Х | An | Ŷ | L ⁽⁴⁾ | Х | Н | Dvo (n) | External Address Used |
| Х | An | An + 1 | \uparrow | Н | L ⁽⁵⁾ | Н | D⊮o(n+1) | Counter Enabled—Internal Address generation |
| Х | An + 1 | An + 1 | \uparrow | Н | Н | Н | D⊮o(n+1) | External Address Blocked—Counter disabled (An + 1 reused) |
| Х | Х | A0 | Ŷ | Х | Х | L ⁽⁴⁾ | Dvo(0) | Counter Reset to Address 0 |
| | | | | | | | | 3750 tbl 03 |

Truth Table II—Address Counter Control^(1,2,3)

NOTES:

1. $\underline{H}^{"} = V_{H}, \underline{L}^{"} = V_{L}, \overline{X}^{"} = Don't Care.$

2. $\overline{\text{CE}}_0$ and $\overline{\text{OE}}$ = VIL; CE1 and R/ $\overline{\text{W}}$ = VIH.

3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.

4. ADS and CNTRST are independent of all other signals including CE0 and CE1.

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other signals including CE₀ and CE1.

NOTE:

- 1. A15x is a NC for IDT70V9079.
- 2. $\overline{\text{LB}}$ and $\overline{\text{UB}}$ are single buffered regardless of state of $\overline{\text{FT}}/\text{PIPE}.$
- 3. CEo and CE1 are single buffered when $\overline{FT}/PIPE = VIL$, CEo and CE1 are double buffered when $\overline{FT}/PIPE = VIH$,
- i.e. the signals take two cycles to deselect.

Industrial and Commercial Temperature Ranges

Industrial and Commercial Temperature Ranges

3750 tbl 05

Recommended Operating Temperature and Supply Voltage⁽¹⁾

| Grade | Grade Ambient Grade Temperature | | Vdd |
|------------|------------------------------------|----|--------------------|
| Commercial | 0°C to +70°C | 0V | 3.3V <u>+</u> 0.3V |
| Industrial | -40°C to +85°C | 0V | 3.3V <u>+</u> 0.3V |

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

Recommended DC Operating Conditions

| Symbol | Parameter | Min. | Тур. | Max. | Unit |
|--------|--------------------|---------|------|-----------------------|------|
| Vdd | Supply Voltage | 3.0 | 3.3 | 3.6 | V |
| Vss | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage | 2.2 | | $V_{DD} + 0.3V^{(1)}$ | V |
| VIL | Input Low Voltage | -0.3(2) | | 0.8 | V |

NOTES:

3750 tbl 04

1. VTERM must not exceed VDD +0.3V.

2. VIL \geq -1.5V for pulse width less than 10ns.

Absolute Maximum Ratings⁽¹⁾

| Symbol | Rating | Commercial & Industrial | Unit |
|----------------------|--|----------------------------|-------------|
| Vterm ⁽²⁾ | Terminal Voltage with Respect to GND | -0.5 to +4.6 | V |
| Tbias | Temperature Under Bias | -55 to +125 | ٥C |
| Tstg | Storage Temperature | -65 to +150 | ٥C |
| Тли | Junction Temperature | +150 | ٥C |
| Ιουτ | DC Output Current | 50 | mA |
| | | | 3750 tbl 06 |

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. VTERM must not exceed VDb +0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDb + 0.3V.
- 3. Ambient Temperature Under Bias. Chip Deselected.

Capacitance (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions ⁽²⁾ | Max. | Unit | |
|---------------------|--------------------------|---------------------------|------|------|--|
| Cin | Input Capacitance | VIN = 3dV | 9 | pF | |
| Cout ⁽³⁾ | Output Capacitance | Vout = 3dV | 10 | pF | |
| 3750 tbl 03 | | | | | |

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. Cout also references Ci/o.

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V ± 0.3V)

| | | | 70V9089/79S | | 70V90 | | |
|--------|--------------------------------------|---|-------------|------|-------|------|------|
| Symbol | Parameter | Test Conditions | Min. | Max. | Min. | Max. | Unit |
| Lu | Input Leakage Current ⁽¹⁾ | VDD = $3.3V$, VIN = 0V to VDD | _ | 10 | | 5 | μA |
| llo | Output Leakage Current | $\overline{CE}_0 = V_{IH} \text{ or } CE_1 = V_{IL}, V_{OUT} = 0V \text{ to } V_{DD}$ | _ | 10 | I | 5 | μA |
| Vol | Output Low Voltage | lol = +4mA | _ | 0.4 | | 0.4 | V |
| Vон | Output High Voltage | Юн = -4mA | 2.4 | _ | 2.4 | - | V |

NOTE:

1. At VDD \leq 2.0V input leakages are undefined.

3750 tbl 08

70V9089/79X6 70V9089/79X7 70V9089/79X9 Com'l Only Com'l Only Com'l Only Typ.⁽⁴⁾ Тур.⁽⁴⁾ Тур.⁽⁴⁾ Symbol **Test Condition** Max. Max. Max. Unit Parameter Version Dynamic Operating \overline{CE}_{L} and $\overline{CE}_{R} = V_{IL}$ COM'L S 220 395 200 335 180 260 Icc mΑ 220 350 200 290 180 225 Current Outputs Disabled L (Both Ports Active) f = İmax⁽¹⁾ IND S _____ ____ _____ S **I**SB1 Standby Current \overline{CE}_L and $\overline{CE}_R = V_{IH}$ COM'L 70 145 60 115 50 75 mΑ (Both Ports - TTL $f = fMAX^{(1)}$ L 70 130 60 100 50 65 Level Inputs) IND S ____ ____ L $\overline{CE}^{"A"} = VIL and$ ISB2 Standby Current COM'L S 150 280 130 240 110 170 mΑ (One Port - TTL $\overline{CE}^{"B"} = VIH^{(3)}$ 150 250 130 210 110 150 Level Inputs) Active Port Outputs Disabled, IND S $f=fMAX^{(1)}$ L Both Ports CER and S Full Standby Current COM'L 5 5 5 mΑ **I**SB3 1.0 1.0 1.0 (Both Ports $\overline{CE}L \ge VDD - 0.2V$ 3 3 3 Т 0.4 0.4 0.4 $V_{IN} \ge V_{DD} - 0.2V$ or **ČMOS** Level Inputs) $V_{IN} \le 0.2V, f = 0^{(2)}$ IND S _____ ____ _____ L ISB4 Full Standby Current <u>CE</u>"A" <u><</u> 0.2V and COM'L S 140 270 120 230 100 160 mΑ $\overline{CE}^{"B"} \ge V_{DD} - 0.2V^{(5)}$ (One Port -140 240 120 200 100 140 1 CMOS Level Inputs) $VIN \ge VDD - 0.2V \text{ or}$ $V_{IN} < 0.2V$, Active Port IND S Outputs Disabled, f = fMAX⁽¹⁾ L

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾ (VDD = $3.3V \pm 0.3V$)

3750 tbl 09a

- 1. At f = fmax, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. \underline{V}_{DD} = 3.3V, TA = $\underline{25}^{\circ}C$ for Typ, and are not production tested. Icc bc(f=0) = 90mA (Typ).
- 5. $\overline{CE}x = VIL$ means $\overline{CE}ox = VIL$ and CE1x = VIH
 - $\overline{CE}x = VIH \text{ means } \overline{CE}_{0x} = VIH \text{ or } CE_{1x} = VIL$
 - $\overline{\text{CE}}x \leq 0.2V$ means $\overline{\text{CE}}\textsc{ox} \leq 0.2V$ and $\text{CE}\textsc{ix} \geq V\textsc{dd}$ 0.2V
 - $\overline{\text{CE}}x \geq \text{V}\text{DD} 0.2\text{V} \text{ means } \overline{\text{CE}}\text{ox} \geq \text{V}\text{DD} 0.2\text{V} \text{ or } \text{CE}\text{ix} \leq 0.2\text{V}$
- "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part number indicates power rating (S or L).

Industrial and Commercial Temperature Ranges

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁶⁾ (VDD = $3.3V \pm 0.3V$)(Cont'd)

| Version | | 9/79X12 & Ind | 70V9089 Com'l | | | | |
|---------|------------|------------------|------------------|------------|----|------|---------------------|
| | | Version | | Version | | Max. | Тур. ⁽⁴⁾ |
| S L | 150 150 | 240 215 | 130 130 | 220 185 | mA | | |
| S L | 150 | 215 | | | | | |
| S L | 40 40 | 65 60 | 30 30 | 55 35 | mA | | |
| S L | 40 | 60 | | | | | |
| S L | 100 100 | 160 140 | 90 90 | 150 130 | mA | | |
| S L | 100 | 150 | | | | | |
| S L | 1.0 0.4 | 5 3 | 1.0 0.4 | 5 3 | mA | | |
| S L | 0.4 | 3 | | | | | |
| S L | 90 90 | 150 130 | 80 80 | 140 120 | mA | | |
| S L | 90 | 140 | | | | | |
| • | | S — | S | S | S | | |

- 1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, TA = 25°C for Typ, and are not production tested. Icc cc(f=0) = 90mA (Typ).
- 5. $\overline{CE}x = VIL$ means $\overline{CE}ox = VIL$ and CE1x = VIH
- $\overline{CE}x = VIH$ means $\overline{CE}ox = VIH$ or CE1x = VIL
- $\overline{\text{CE}}x \leq 0.2V$ means $\overline{\text{CE}}\textsc{ox} \leq 0.2V$ and $\text{CE}\textsc{ix} \geq V\textsc{dd}$ 0.2V
- $\overline{\text{CE}}x \geq V\text{DD} 0.2V \text{ means } \overline{\text{CE}}\text{ox} \geq V\text{DD} 0.2V \text{ or } \text{CE}\text{ix} \leq 0.2V$
- "X" represents "L" for left port or "R" for right port.
- 6. 'X' in part number indicates power rating (S or L).

Industrial and Commercial Temperature Ranges

AC Test Conditions

| Input Pulse Levels | GND to 3.0V | | | |
|-------------------------------|-------------------|--|--|--|
| Input Rise/Fall Times | 3ns Max. | | | |
| Input Timing Reference Levels | 1.5V | | | |
| Output Reference Levels | 1.5V | | | |
| Output Load | Figures 1,2 and 3 | | | |

3750 tbl 10



Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). *Including scope and jig.



Figure 3. Typical Output Derating (Lumped Capacitive Load).

IDT70V9089/79S/L

High Speed 3.3V 64/32K x 8 Synchronous Dual-Port Static RAM

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4) (VDD = $3.3V \pm 0.3$, TA = 0°C to +70°C)

| • | and Write Cycle Timing) ^(3,4) (VDD = | | 89/79X6 I Only | 70V90 | 89/79X7 'I Only | 70V9089/79X9 Com'l Only | | |
|--------------|---|------|-------------------|-------|--------------------|----------------------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| tcyc1 | Clock Cycle Time (Flow-Through) ⁽²⁾ | 19 | _ | 22 | | 25 | _ | ns |
| tcyc2 | Clock Cycle Time (Pipelined) ⁽²⁾ | 10 | _ | 12 | | 15 | _ | ns |
| tсн1 | Clock High Time (Flow-Through) ⁽²⁾ | 6.5 | _ | 7.5 | | 12 | _ | ns |
| tcl1 | Clock Low Time (Flow-Through) ⁽²⁾ | 6.5 | — | 7.5 | | 12 | — | ns |
| tсн2 | Clock High Time (Pipelined) ⁽²⁾ | 4 | — | 5 | | 6 | — | ns |
| tcl2 | Clock Low Time (Pipelined) ⁽²⁾ | 4 | _ | 5 | _ | 6 | _ | ns |
| tr | Clock Rise Time | | 3 | | 3 | | 3 | ns |
| tF | Clock Fall Time | | 3 | — | 3 | | 3 | ns |
| tsa | Address Setup Time | 3.5 | _ | 4 | | 4 | _ | ns |
| tha | Address Hold Time | 0 | _ | 0 | | 1 | _ | ns |
| tsc | Chip Enable Setup Time | 3.5 | _ | 4 | | 4 | _ | ns |
| tнc | Chip Enable Hold Time | 0 | _ | 0 | _ | 1 | _ | ns |
| tsw | R/W Setup Time | 3.5 | — | 4 | | 4 | — | ns |
| tнw | R/W Hold Time | 0 | _ | 0 | | 1 | _ | ns |
| tsd | Input Data Setup Time | 3.5 | _ | 4 | | 4 | _ | ns |
| tнd | Input Data Hold Time | 0 | _ | 0 | | 1 | _ | ns |
| tsad | ADS Setup Time | 3.5 | _ | 4 | | 4 | _ | ns |
| thad | ADS Hold Time | 0 | _ | 0 | | 1 | _ | ns |
| tscn | CNTEN Setup Time | 3.5 | _ | 4 | | 4 | _ | ns |
| then | CNTEN Hold Time | 0 | _ | 0 | | 1 | _ | ns |
| tsrst | CNTRST Setup Time | 3.5 | _ | 4 | | 4 | _ | ns |
| thrst | CNTRST Hold Time | 0 | _ | 0 | | 1 | _ | ns |
| toe | Output Enable to Data Valid | | 6.5 | | 7.5 | | 9 | ns |
| tolz | Output Enable to Output Low-Z ⁽¹⁾ | 2 | _ | 2 | | 2 | _ | ns |
| tонz | Output Enable to Output High-Z ⁽¹⁾ | 1 | 7 | 1 | 7 | 1 | 7 | ns |
| tcd1 | Clock to Data Valid (Flow-Through) ⁽²⁾ | | 15 | | 18 | | 20 | ns |
| tCD2 | Clock to Data Valid (Pipelined) ⁽²⁾ | | 6.5 | | 7.5 | | 9 | ns |
| tDC | Data Output Hold After Clock High | 2 | _ | 2 | | 2 | _ | ns |
| tскнz | Clock High to Output High-Z ⁽¹⁾ | 2 | 9 | 2 | 9 | 2 | 9 | ns |
| tcklz | Clock High to Output Low-Z ⁽¹⁾ | 2 | _ | 2 | | 2 | _ | ns |
| Port-to-Port | Delay | • | - | | - | - | - | |
| tcwdd | Write Port Clock High to Read Data Delay | | 24 | | 28 | | 35 | ns |
| tccs | Clock-to-Clock Setup Time | | 9 | | 10 | | 15 | ns |

NOTES:

3750 tbl 11a

4. 'X' in part number indicates power rating (S or L).

^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.

^{2.} The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(3,4) (VDD = $3.3V \pm 0.3$)

| | | | 9/79X12 I & Ind | 70V908979X15 Com'l Only | | |
|---------------|---|------|--------------------|----------------------------|------|------|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Unit |
| tcyc1 | Clock Cycle Time (Flow-Through) ⁽²⁾ | 30 | | 35 | | ns |
| tcyc2 | Clock Cycle Time (Pipelined) ⁽²⁾ | 20 | | 25 | | ns |
| tсн1 | Clock High Time (Flow-Through) ⁽²⁾ | 12 | | 12 | | ns |
| tcl1 | Clock Low Time (Flow-Through) ⁽²⁾ | 12 | | 12 | | ns |
| tсн2 | Clock High Time (Pipelined) ⁽²⁾ | 8 | | 10 | | ns |
| tcl2 | Clock Low Time (Pipelined) ⁽²⁾ | 8 | | 10 | | ns |
| tr | Clock Rise Time | | 3 | | 3 | ns |
| tf | Clock Fall Time | | 3 | | 3 | ns |
| tsa | Address Setup Time | 4 | | 4 | | ns |
| tha | Address Hold Time | 1 | | 1 | | ns |
| tsc | Chip Enable Setup Time | 4 | | 4 | | ns |
| tнc | Chip Enable Hold Time | 1 | | 1 | | ns |
| tsw | R/W Setup Time | 4 | | 4 | | ns |
| tнw | R/W Hold Time | 1 | | 1 | | ns |
| tsd | Input Data Setup Time | 4 | | 4 | | ns |
| tнd | Input Data Hold Time | 1 | | 1 | | ns |
| tsad | ADS Setup Time | 4 | | 4 | | ns |
| thad | ADS Hold Time | 1 | | 1 | | ns |
| tscn | CNTEN Setup Time | 4 | | 4 | | ns |
| tнсм | CNTEN Hold Time | 1 | | 1 | | ns |
| t SRST | CNTRST Setup Time | 4 | | 4 | | ns |
| thrst | CNTRST Hold Time | 1 | | 1 | | ns |
| toe | Output Enable to Data Valid | | 12 | | 15 | ns |
| tolz | Output Enable to Output Low-Z ⁽¹⁾ | 2 | | 2 | | ns |
| toнz | Output Enable to Output High-Z ⁽¹⁾ | 1 | 7 | 1 | 7 | ns |
| tcd1 | Clock to Data Valid (Flow-Through) ⁽²⁾ | | 25 | | 30 | ns |
| tCD2 | Clock to Data Valid (Pipelined) ⁽²⁾ | | 12 | | 15 | ns |
| tDC | Data Output Hold After Clock High | 2 | | 2 | | ns |
| tскнz | Clock High to Output High-Z ⁽¹⁾ | 2 | 9 | 2 | 9 | ns |
| tскlz | Clock High to Output Low-Z ⁽¹⁾ | 2 | | 2 | | ns |
| Port-to-Port | Delay | · | | | | |
| tcwdd | Write Port Clock High to Read Data Delay | — | 40 | — | 50 | ns |
| tccs | Clock-to-Clock Setup Time | | 15 | | 20 | ns |

NOTES:

3750 tbl 11b

1. Transition is measured OmV from Low or High-impedance voltage with the Output Test Load (Figure 2).

This parameter is guaranteed by device characterization, but is not production tested.

2. The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tcvc1, tcb1) apply when FT/PIPE = VIL for that port.

3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC signal, i.e. steady state during operation.

4. 'X' in part number indicates power rating (S or L).

Timing Waveform of Read Cycle for Flow-Through Output $(\mathbf{FT}/\mathsf{PIPE}^{"}x^{"} = \mathsf{VIL})^{(3,6)}$



Timing Waveform of Read Cycle for Pipelined Output (FT/PIPE"x" = VIH)^(3,6)



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = VIL$ and $\overline{CNTRST} = VIH$.
- 4. The output is disabled (High-impedance state) by $\overline{CE}_0 = V_{IH}$ or $CE_1 = V_{IL}$ following the next rising edge of clock. Refer to Truth Table 1.
- 5. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.

3750 drw 08a

Timing Waveform of a Bank Select Pipelined Read^(1,2)



- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT70V9089/79 for this waveform,
- and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. $\overline{\text{OE}}$ and $\overline{\text{ADS}}$ = VIL; CE1(B1), CE1(B2), R/W and $\overline{\text{CNTRST}}$ = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. \overline{CE}_0 and $\overline{ADS} = V_{IL}$; CE1 and $\overline{CNTRST} = V_{IH}$.
- 5. \overline{OE} = VIL for the Right Port, which is being read from. \overline{OE} = VIH for the Left Port, which is being written to.
- 6. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
- If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.

Timing Waveform Port-to-Port Flow-Through Read^(1,2,3,5)



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. \overline{CE}_0 and $\overline{ADS} = VIL$; CE1 and $\overline{CNTRST} = VIH$.
- 3. \overline{OE} = VIL for the Port "B", which is being read from. \overline{OE} = VIH for the Port "A", which is being written to.
- 4. If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwpp. If tccs > maximum specified, then data from right port READ is not valid until tccs + tcp1. tcwpp does not apply in this case.
- 5. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".



Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 and $\overline{ADS} = VIL$; CE1 and $\overline{CNTRST} = VIH$.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.



Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾



- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 and $\overline{ADS} = VIL$; CE1 and $\overline{CNTRST} = VIH$.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾



Timing Waveform of Flow-Through Counter Read with Address Counter Advance⁽¹⁾



- 1. \overline{CE}_0 and \overline{OE} = VIL; CE1, R/W, and \overline{CNTRST} = VIH.
- 2. If there is no address change via ADS = VIL (loading a new address) or CNTEN = VIL (advancing the address), i.e. ADS = VIH and CNTEN = VIH, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



- 1. \overline{CE}_0 and $R/\overline{W} = V_{IL}$; CE1 and $\overline{CNTRST} = V_{IH}$.
- 2. $\overline{CE}_0 = VIL; CE_1 = VIH.$
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset. ADDR0 will be accessed. Extra cycles are shown here simply for clarification.
- CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' address is written to during this cycle.

Industrial and Commercial Temperature Ranges

Functional Description

The IDT70V9089/79 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the counter registers for fast interleaved memory applications.

A HIGH on \overline{CE} or a LOW on CE1 for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT70V9089/79's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with \overline{CE} LOW and CE1 HIGH to re-activate the outputs.

Depth and Width Expansion

The IDT70V9089/79 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V9089/79 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 16-bit or wider applications.



NOTE:

1. A16 is for IDT70V9089. A15 is for IDT70V9079.

IDT70V9089/79S/L

High Speed 3.3V 64/32K x 8 Synchronous Dual-Port Static RAM

Ordering Information



NOTE:

1. Green parts available. For specific speeds, packages and powers contact your sales office.

LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

Ordering Information for Flow-through Devices

| Old Flow-through Part | New Combined Part |
|-----------------------|-------------------|
| 70V908S/L25 | 70V9089S/L12 |
| 70V908S/L30 | 70V9089S/L15 |
| | |

3750 tbl 12

| Old Flow-through Part | New Combined Part | | |
|-----------------------|-------------------|--|--|
| 70V907S/L25 | 70V9079S/L12 | | |
| 70V907S/L30 | 70V9079S/L15 | | |

3750 tbl 13

IDT Clock Solution for IDT70V9089/79 Dual-Port

| IDT Dual-Port Part Number | Dual-Port I/O Specitications | | Clock Specifications | | | | IDT | IDT |
|------------------------------|------------------------------|-------|----------------------|------------------------------------|----------------------|---------------------|----------------------|--|
| | Voltage | I/O | Input Capacitance | Input Duty Cycle Requirement | Maximum Frequency | Jitter Tolerance | PLL Clock Device | Non-PLL Clock Device |
| 70\9089/79 | 3.3 | LVTTL | 9pF | 40% | 100 | 150ps | 2305 2308 2309 | 49FCT3805 49FCT3805D/E 74FCT3807 74FCT3807D/E |

3750 tbl 14

Datasheet Document History

Page 14

01/18/99:

Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Added additional notes to pin configurations Added Depth and Width Expansion section.

18

Industrial and Commercial Temperature Ranges

| Datashe | et Docume | ent History (con't.) |
|--------------|--------------|--|
| 06/11/99: | Page 3 | Deleted note 6 for Table II |
| 11/12/99: | 5 | Replaced IDT logo |
| 03/31/00: | | Combined Pipelined 70V9089 family and Flow-through 70V908 family offerings into one data sheet |
| | | Changed ±200mV in waveform notes to 0mV |
| | | Added corresponding part chart with ordering information |
| 01/10/01: | Page 3 | Changed information in Truth Table II |
| 01110/011 | Page 4 | Increased storage temperature parameters |
| | r ugo r | Clarified TA parameter |
| | Page 5 | DC Electrical parameters–changed wording from "open" to "disabled" |
| | r uge o | Removed Preliminary Status |
| 01/15/04: | | Consolidated multiple devices into one datasheet |
| 01/15/04. | | Changed naming conventions from Vcc to VDD and from GND to Vss |
| | | Removed I-temp footnote from tables |
| | Page 2 | Added date revision to pin configuration |
| | • | |
| | Page 4 | Added Junction Temperature to Absolute Maximum Ratings Table |
| | Daga | Added Ambient Temperature footnote |
| | Page 5 | Added I-temp numbers for 9ns speed to the DC Electrical Characteristics Table |
| | Dago 7 | Added 6ns & 7ns speeds DC power numbers to the DC Electrical Characteristics Table |
| | Page 7 | Added I-temp for 9ns speed to AC Electrical Characteristics Table |
| | Dogo 1/ | Added 6ns & 7ns speeds AC timing numbers to the AC Electrical Characteristics Table |
| | Page 16 | Added 6ns & 7ns speeds grade and 9ns I-temp to ordering information |
| | Dama 1 0 17 | Added IDT Clock Solution Table |
| 05/11/04 | Pages 1 & 17 | Replaced ® IDT logo with TM new logo |
| 05/11/04: | Pages 1 & 19 | Added 7ns speed grade to ordering information |
| | Page 5 | Added 7ns speed DC power numbers to the DC Electrical Characteristics Table |
| 40/04/05 | Page 8 | Added 7ns speed AC timing numbers to the AC Electrical Characteristics Table |
| 12/01/05: | Page 1 | Added green parts availability to features |
| 04 14 0 10 0 | Page 18 | Added green indicator to ordering information |
| 01/19/09: | Page 18 | Removed "IDT" from orderable part number |
| 07/26/10: | Page 8 | In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range |
| | | values located in the table, the commercial TA header note has been removed |
| | Pages 10-14 | In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footnotes with |
| 07/15/14 | Dogo 1 | the CNTEN logic definition found in Truth Table II - Address Counter Control |
| 07/15/14: | Page 1 | Replaced Industrial 9ns with 12ns. Replaced Low Power Operation Standby from 600mW (typ) to |
| | D | 1.32mW (typ) in the Features |
| | Page 2 | Corrected some text typos |
| | Page 5 | Removed the 9ns Industrial temp power values for the S & L offering in the DC Elec Chars table |
| | Page 6 | Added the 12ns Industrial temp power value for the L offering in the DC Elec Chars table |
| | Pages 8 & 9 | Updated the column headings of the AC Elec Chars table to indicate the Commercial and Industrial |
| | | speed grade offerings |
| | Page 18 | Updated all the Commercial and Industrial speed grade offerings and added |
| | | Tape & Reel to Ordering Information |
| | Page 2 & 18 | The label PN100-1 changed to PN100 to match the standard package code |
| | Page 18 | Corrected Old Flow-through Part number in table 13 to 70V907S/L25 & L3 |
| 02/20/18: | | Product Discontinuation Notice - PDN# SP-17-02 |
| | | Last time buy expires June 15, 2018 |



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138

for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

70V9079S9PF870V9089S12PF870V9079S12PF870V9089S9PF70V9079L6PF870V9079L12PF70V9079L7PFG870V9089L12PFI70V9079L12PFI70V9079S7PF70V9089L9PF70V9079S9PF70V9089L15PF70V9089L12PF70V9079S7PF870V9079L12PF870V9089L12PF870V9079S12PF70V9089L15PF870V9079L12PF1870V9089L12PF1870V9079L7PF870V9089S15PF870V9079S6PF870V9089S9PF870V9079L7PFG70V9079S6PF70V9089S12PF70V9089S15PF70V9079L7PF70V9079L7PFG70V9079S6PF70V9089S12PF70V9089S15PF70V9079L7PF70V9079L6PF70V9089L7PF870V9089L6PF70V9089L12PFGI70V9089L12PFGI870V9079L6PFG870V9079L6PFG70V9089L12PFGI