

VNQ6004SA-E

Quad-channel high-side driver with 16-bit SPI interface

Datasheet - production data

Features

Channel	V _{CC}	R _{ON(typ)}	I _{LIMH(min)}
0–1	28 V	30 m Ω	25 A
2–3	28 V	10 m Ω	55 A

■ General

- 16-bit ST-SPI for full and diagnostic
- Programmable Bulb/LED mode for ch. 0–1
- Integrated PWM and phase shift generation unit
- 160 Hz internal PWM fallback frequency
- Advanced limp home functionalities for robust fail-safe system
- Very low standby current
- Optimized electromagnetic emissions
- Very low electromagnetic susceptibility
- In compliance with the 2002/95/EC

■ Diagnostic functionalities

- Multiplex proportional load current sense
- Synchronous diagnostic of over load and short to GND, output shorted to V_{CC}, ON-state and OFF-state open-load
- Programmable case over temperature warning

Protection

- Load current limitation
- Self limiting of fast thermal transients
- Power limitation and over temperature shutdown (latching-off or auto restart)
- Undervoltage shutdown
- Overvoltage clamp
- Reverse battery protected through power outputs self turn-on (no external components)
- Load dump protected
- Protection against loss of ground



Description

The VNQ6004SA-E is a device made using STMicroelectronics VIPower technology. It is intended for driving resistive or inductive loads directly connected to ground. The device is protected against voltage transient on V_{CC} pin (see ISO7637 transient compatibility table).

Programming, control and diagnostics are implemented via the SPI bus.

An analog current feedback for each channel is connected to the CURRENT-SENSE pin via a multiplexer. A CS_SYNC pin delivers a synchronous signal for sampling the current sense while the corresponding output is on.

The device detects open-load for both on and OFF-state conditions.

Real time diagnostic is available through the SPI bus (open-load, output short to V_{CC} , over temperature, communication error, power limitation).

Output current limitation protects the device in an over load condition. The device can limit the dissipated power to a safe level up to thermal shutdown intervention. Thermal shutdown can be configured as latched off or with automatic restart.

The device enters a limp home mode in case of loss of digital supply (V_{DD}) , reset of digital memory or CSN monitoring time-out event. In this mode states of channel 0, 1, 2 or 3 are respectively controlled by four dedicated pins IN0, IN1, IN2 and IN3. Channel 0,1 can be programmed in BULB/LED mode.

Contents VNQ6004SA-E

Contents

1	Bloc	k diagr	am and pin description	. 8
2	Fund	ctional	description	12
	2.1	Opera	ting modes	12
		2.1.1	Reset mode	. 14
		2.1.2	Fail Safe mode	. 14
		2.1.3	Normal mode	. 15
		2.1.4	Standby mode	. 16
		2.1.5	Sleep mode 1	. 16
		2.1.6	Sleep mode 2	. 16
		2.1.7	Battery undervoltage mode	. 17
	2.2	Progra	ammable functions	19
		2.2.1	Outputs configuration	. 19
		2.2.2	Case over temperature	. 20
		2.2.3	Protections	. 21
		2.2.4	Open-load ON-state detection	. 22
		2.2.5	Open-load OFF-state detection	. 23
		2.2.6	Current sense	. 24
	2.3	Test m	node (reserved)	25
3	SPI f	unction	nal description	26
	3.1	SPI co	ommunication	26
		3.1.1	Signal description	. 26
		3.1.2	Connecting to the SPI bus	. 26
		3.1.3	SPI mode	. 26
	3.2	SPI pr	otocol	27
		3.2.1	SDI, SDO format	. 27
		3.2.2	Global status byte description	. 28
		3.2.3	Operating code definition	. 29
	3.3	Addre	ss mapping	32
		3.3.1	Address 00h - Control Register (CTLR)	
		3.3.2	Address 01h - SPI Output Control Register (SOCR)	
		3.3.3	Address 02h - Direct Input Enable Control Register (DIENCR)	

		3.3.4	Address 03h - Current Sense Multiplexer Control Register (CSMUXCF	
		3.3.5	Address 04h - Current Sense Ratio Control Register (CSRATCR)	
		3.3.6	Address 05h - PWM Mode Control Register (PWMCR)	. 36
		3.3.7	Address 06h - Open-load ON-State Control Register (OLONCR)	. 36
		3.3.8	Address 07h - Open-load OFF-State Control Register (OLOFFCR)	. 37
		3.3.9	Address 08h - Automatic Shutdown Control Register (ASDTCR)	. 37
		3.3.10	Address 09h - Channel Control Register (CCR)	. 37
		3.3.11	Address 10h - 13h - Duty Cycle Control Register (DUTYXCR)	. 38
		3.3.12	Address 18h - 1Ah - Phase Control Register (PHASEXCR)	. 38
		3.3.13	Address 2Eh - Channel Read Back Status Register (CHDRVR)	. 39
		3.3.14	Address 2Fh - General Status Register (GENSTR)	. 39
		3.3.15	Address 30h - Over Temperature Status Register (OTFLTR)	. 40
		3.3.16	Address 31h - Open-Load ON-State Status Register (OLFLTR)	. 41
		3.3.17	Address 32h - Open-Load OFF-State / Stuck to V _{CC} Status Register (STKFLTR)	. 41
		3.3.18	Address 33h - Power Limitation Status Register (PWLMFLTR)	. 42
		3.3.19	Address 34h - Over Load Status Register (OVLFLTR)	. 43
		3.3.20	Minimum duty cycle vs frequency	. 43
		3.3.21	Address 3Eh - Test Register (TEST)	. 44
		3.3.22	Address 3Fh - Configuration Register (GLOBCTR)	. 44
4	Elec	trical sp	ecifications	46
	4.1	Absolu	te maximum ratings	46
	4.2	Therma	al data	. 47
	4.3	Electric	cal characteristics	. 48
		4.3.1	SPI	
		4.3.2	BULB mode	
		4.3.3	LED mode (Channel 0, 1)	
	4.4	Maxim	um demagnetization energy (V _{CC} = 13.5 V)	
5	Pack	kage and	d PCB thermal data	. 64
	5.1	PowerS	SSO-36 thermal data	. 64
6	Pack	cage info	ormation	. 68
	6.1	ECOPA	ACK®	. 68
	6.2		SSO-36 mechanical data	

Contents																			 / IN	QC	0004	+3	A-E
	6.3	Pá	acki	ng i	info	rm	ati	on	•	 	 		 	 	 		 		 				70
7	Order	r co	ode	s.							 	•	 			 			 				71
8	Revis	sioi	ո hi	stc	ory						 		 	 		 		 	 				72

VNQ6004SA-E List of tables

List of tables

Table 1.	Pin functionality description	10
Table 2.	Operating modes	13
Table 3.	Output control truth table	
Table 4.	Example of DUTYCXCR register	
Table 5.	Example of PHASEXCR register	20
Table 6.	Activation of blanking filter in case of power limitation	22
Table 7.	Nominal open-load thresholds	23
Table 8.	STKFLTR state	24
Table 9.	Current sense ratio	24
Table 10.	SPI signal description	26
Table 11.	Command byte	27
Table 12.	Input data byte	28
Table 13.	Global status byte	28
Table 14.	Output data byte	28
Table 15.	Global status byte	28
Table 16.	Operating codes	29
Table 17.	RAM memory map	32
Table 18.	ROM memory map	33
Table 19.	Control register	
Table 20.	SPI output control register	34
Table 21.	Direct enable control register	34
Table 22.	Current sense multiplexer control register	35
Table 23.	Current sense ratio control register	35
Table 24.	PWM mode control register	36
Table 25.	Open-load ON-state control register	36
Table 26.	Open-load OFF-state control register	37
Table 27.	Automatic shutdown control register	37
Table 28.	Channel control register	37
Table 29.	DUTYCXCR - duty cycle control register	38
Table 30.	PHASECXCR - duty cycle control register	38
Table 31.	Channel read back status register	
Table 32.	General status register	39
Table 33.	Over temperature status register	40
Table 34.	Open-load ON-state status register	41
Table 35.	Open-load OFF-state / stuck to V _{CC} status register	41
Table 36.	Power limitation status register	42
Table 37.	Over load status register	43
Table 38.	Test register	44
Table 39.	Configuration register	44
Table 40.	Absolute maximum ratings	46
Table 41.	Thermal data	47
Table 42.	DC characteristics	
Table 43.	AC characteristics (SDI, SCK, CSN, SDO, PWMCLK pins)	48
Table 44.	Dynamic characteristics	49
Table 45.	CS_sync pin	
Table 46.	Power section	
Table 47.	Logic inputs (IN _{0.1,2,3} pins)	50
Table 48.	Protection	



List of tables VNQ6004SA-E

Table 49.	Open-load detection (8 V < V _{CC} < 18 V)	51
Table 50.	BULB - power section	52
Table 51.	BULB - switching (V _{CC} = 13 V channel 0,1,2,3)	
Table 52.	BULB - open-load detection (8 V < VCC < 18 V)	53
Table 53.	BULB - protection and diagnosis	
Table 54.	BULB - current sense (8 V < V _{CC} < 18 V, channel 0,1)	53
Table 55.	BULB - current sense (8 V < V _{CC} < 18 V, channel 2,3)	
Table 56.	LED - power section	56
Table 57.	LED - switching (V _{CC} = 13 V channel 0,1)	
Table 58.	LED - open-load detection (8 V < V _{CC} < 18 V)	
Table 59.	LED - protection and diagnosis	56
Table 60.	LED - current sense (8 V < V _{CC} < 18 V, channel 0,1)	
Table 61.	Electrical transient requirements (part 1)	
Table 62.	Electrical transient requirements (part 2)	59
Table 63.	Electrical transient requirements (part 3)	. 59
Table 64.	Thermal parameter	. 67
Table 65.	PowerSSO-36 mechanical data	69
Table 66.	Device summary	71
Table 67.	Document revision history	72

VNQ6004SA-E List of figures

List of figures

Figure 1.	SPI configurable functionalities	8
igure 2.	SPI diagnostic reporting	8
igure 3.	Block diagram	
igure 4.	Connection diagram (top view—not in scale)	9
igure 5.	Battery undervoltage shutdown diagram	. 17
igure 6.	Device state diagram	
igure 7.	Example of PWM mode	. 20
igure 8.	Open-load OFF-state detection	. 23
igure 9.	Example of CS_SYNC synchronization and the current sense pin	. 25
igure 10.	Bus master and two devices in a normal configuration	. 27
igure 11.	Supported SPI mode	. 27
Figure 12.	SPI write operation	. 30
Figure 13.	SPI read operation	
Figure 14.	SPI read and clear operation	
Figure 15.	SPI read device information	. 31
Figure 16.	Behaviour of over temperature status bits	
igure 17.	Behaviour of power limitation status bits	
Figure 18.	Min duty cycle vs frequency - BULB_MODE	
igure 19.	Min duty cycle vs frequency - LED_MODE	
igure 20.	Current and voltage conventions	
igure 21.	Current sense delay characteristics	
igure 22.	Switching characteristics	
igure 23.	Application schematic (simplified)	
igure 24.	Typical application	
igure 25.	Maximum turn off current versus inductance (channel 0, 1)	
igure 26.	Maximum turn off current versus inductance (channel 2, 3)	
igure 27.	PowerSSO-36 PC board	
igure 28.	R _{thj-amb} vs PCB copper area in open box free air condition (one channel ON)	
Figure 29.	PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON)	
igure 30.	Thermal fitting model of a double channel HSD in PowerSSO-36	
igure 31.	PowerSSO-36 package dimensions	
igure 32.	PowerSSO-36 tube shipment (no suffix)	. 70
Figure 33	PowerSSO-36 tane and reel shipment (suffix "TR")	70

1 Block diagram and pin description

Figure 1. SPI configurable functionalities






Figure 2. SPI diagnostic reporting



₿ V_{CC} CLAMP Under GND LVD PwCLAMP OUTPUTO 宀 SDI SCK OPEN-LOAD ON 0 16 bits SPI Pwr_{LIM} CSN SDO SHORT TO LOGIC & CONTROL PWMCLK Gate control and protection equivalent to channel 0 OUTPUT1 IN1 Gate control and protection equivalent to channel 0 OUTPUT2 IN2 IN3 Gate control and protection _ О∪ТР∪ТЗ CS_sync MUX CURRENT SENSE VNQ6004SA-E block diagram illustrates only a major internal device functionality and it is not intended to mimic any details of

Block diagram Figure 3.

hardware design.






Table 1. Pin functionality description

Pin number	Name	Function						
_	V_{CC}	Battery connection. This is the backside TAB and is the direct connection to drain Power MOSFET switches.						
19, 20	GND	Ground connection. This pin serves as the ground connection for the logic part of the device.						
27, 28, 29, 30	OUTPUT0	Power OUTPUT 0. It is the direct connection to the source Power MOSFET switch No. 0.						
7, 8, 9, 10	OUTPUT1	Power OUTPUT 1. It is the direct connection to the source Power MOSFET switch No. 1.						
1, 2, 3, 4, 5, 6	OUTPUT2	Power OUTPUT 2. It is the direct connection to the source Power MOSFET switch No. 2.						
31, 32, 33, 34, 35, 36	OUTPUT3	Power OUTPUT 3. It is the direct connection to the source Power MOSFET switch No. 3.						
		Chip select not (active low). It is the selection pin of the device. It is a CMOS compatible input.						
15	CSN	It is also used as CSN monitoring pin. It must be toggled within a CSN monitoring timeout period to keep the device from switching to limp home operation.						
16	SCK	Serial clock. It is a CMOS compatible input.						
17 SDI		Serial data input. Transfers data to be written serially into the device on SCK rising edge.						
18	SDO	Serial data output. Transfers data serially out of the device on SCK falling edge.						
13	PWMCLK	PWM external clock. The frequency of the internal PWM signal is 1/512 x PWMCLK frequency for channels operating in BULB mode and 1/256 x PWMCLK frequency for channels operating in LED mode. Device defaults to internally generated fixed PWM frequencies if PWMCLK frequency decreases below the minimum specified value.						
14	CS_SYNC	Current sense synchronization pin. The pin is high when the output, whose currents is reflected on current sense pin, is on.						
22	INO	Direct Input pin for channel 0. Controls the OUTPUT 0 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.						
23	IN1	Direct Input pin for channel 1. Controls the OUTPUT 1 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.						
24	IN2	Direct Input pin for channel 2. Controls the OUTPUT 2 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.						

10/73 Doc ID 022315 Rev. 2

Table 1. Pin functionality description (continued)

Pin number	Name	Function
25	IN3	Direct Input pin for channel 3. Controls the OUTPUT 3 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.
12	V_{DD}	External 5V supply. Powers the digital control and SPI interface.
21	Current sense	Analog current sense generator proportional to output current. Current sense ratio can be programmed for each channel. The pin can output the current sense of OUTPUT 0, 1, 2 or 3. The value of resistance that is connected between the CURRENT SENSE pin and device ground determines the reading level for the microcontroller.
26	NC	Not connected

2 Functional description

2.1 Operating modes

The device can operate in 7 different modes:

Reset mode

Reset mode is entered after startup, and if the digital voltage V_{DD} falls below V_{DDR} . In this condition, the outputs are controlled by the direct inputs INX. The SPI is inactive, all SPI registers are cleared.

Fail Safe mode

After reset, after wake-up from Standby or Sleep mode 1 or 2 and in case of several error conditions, the device operates in Fail Safe mode. In this condition, the outputs are controlled by the direct inputs INX regardless of SPI commands. Diagnosis is available through SPI bus.

Normal mode

If the device is in Fail Safe mode, Normal mode can be entered using a special SPI sequence. In Normal mode, outputs can be driven by SPI commands or a combination of SPI command and direct inputs INX. Diagnosis is available through SPI bus and CurrentSense pin.

Standby mode

If the device is in Normal mode or Fail Safe mode, Standby mode can be entered using a special SPI sequence. In Standby mode the consumption of the digital part is nearly 0. The outputs are controlled by the direct inputs INX regardless of SPI commands.

Sleep mode 1

If the device is in Reset mode and the direct inputs INX are all 0, the device enters Sleep mode 1. In Sleep mode 1, the output stages are off, the current consumption of the digital part is nearly 0 and the current consumption on V_{CC} is below I_{Soff} .

Sleep mode 2

If the device is in Standby mode and the direct inputs INX are all 0, the device enters Sleep mode 2. In Sleep mode 2, the output stages are off, the current consumption of the digital part is nearly 0 and the current consumption on V_{CC} is below I_{Soff} .

Battery undervoltage mode

If the battery voltage V_{CC} is below the undervoltage threshold, the device enters Battery undervoltage mode. In this condition, the output stages are off regardless of SPI commands.

The Reset mode, the Fail Safe mode and the Sleep mode 1 are combined into the Limp home mode. In this mode the chip is able to operate without the connection to the SPI. All transitions between the states in limp home mode are driven by V_{DD} and INX. The outputs are controlled by the direct inputs INX.

For an overview over the operating modes and the triggering conditions please refer to *Table 2*.

Table 2. Operating modes

Operating mode	Entering conditions	Leaving conditions	Characteristics
Reset	 Startup Any mode: V_{DD} < V_{DDR} Sleep 1: INX low to high 	All INX low: sleep 1V_{DD} > V_{DDR}: fail safe	 Outputs: according to INX SPI: inactive Registers: cleared Diagnostics: not available
Fail Safe	 Reset or sleep 1: V_{DD} > V_{DDR} Standby or sleep 2: CSN low for t > t_{stdby_out} Normal: EN = 0 or CSN time out or SW reset 	- V _{DD} < V _{DDR} : reset - SPI sequence 1. UNLOCK = 1 2. STBY = 0 and EN = 1: normal - SPI sequence 1. UNLOCK = 1 2. STBY = 1 and EN = 0: fail safe	 Outputs: according to INX SPI: active Registers: read/writeable, cleared if entered after HW or SW reset Diagnostics: SPI possible CurrentSense not possible
Normal	 Fail Safe: SPI sequence 1. UNLOCK = 1 2. STBY = 0 and EN = 1 	 V_{DD} < V_{DDR}: reset SPI sequence 1. UNLOCK = 1 2. STBY = 1 and EN = 0: standby EN = 0 or CSN time out or SW reset: fail safe 	 Outputs: according to SPI register settings and INX SPI: active Registers: read/writeable Diagnostics: SPI and CurrentSense possible Regular toggling of CSN necessary
Standby	 Normal: SPI sequence 1. UNLOCK = 1 2. STBY = 1 and EN = 0 Fail Safe: SPI sequence 1. UNLOCK = 1 2. STBY = 1 and EN = 0 Sleep 2: INX low to high 	 V_{DD} < V_{DDR}: reset CSN low for t>t_{stdby_out}: fail safe All INX low: sleep 2 	 Outputs: according to INX SPI: inactive Registers: frozen Diagnostics: not available Low supply current from V_{DD}
Sleep 1	Reset: all INX = 0	V_{DD} > V_{DDR}: fail safeINX low to high: reset	 Outputs: OFF SPI: inactive Registers: cleared Diagnostics: not available Low supply current from V_{DD} and V_{CC}

Table 2. Operating modes (continued)

Operating mode	Entering conditions	Leaving conditions	Characteristics
Sleep 2	Standby: all INX = 0	 V_{DD} < V_{DDR}: reset CSN low for t > t_{stdby_out}: fail safe INX low to high: standby 	 Outputs: OFF SPI: inactive Registers: frozen Diagnostics: not available Low supply current from V_{DD} and V_{CC}
Battery undervoltage	Any mode: V _{CC} < V _{USD}	V _{CC} > V _{USD} : back to last mode	 Outputs: OFF SPI: active Register: read/writeable Diagnostics: SPI possible, CurrentSense not possible

2.1.1 Reset mode

The device enters Reset mode under three conditions:

- Automatically during startup
- If it is in any other mode and if V_{DD} falls below V_{DDR}
- If it is in Sleep mode 1 and if one input INX is set to 1

In Reset mode, the output stages are according to the inputs INX. The SPI is inactive and all SPI registers are cleared. The reset bit inside the Global Status Byte is set to 0. The diagnostics is not available, but the protection are fully functional. In case of over temperature or power limitation, the outputs work in Autorestart.

Reset mode can be left with 2 conditions:

- ullet If V_{DD} rises above V_{DDR} , the device enters Fail Safe mode
- If all inputs INX are 0, the device enters Sleep mode 1.

2.1.2 Fail Safe mode

The device enters Fail Safe mode under five conditions:

- If it is in Reset mode or in Sleep mode 1 and V_{DD} rises above V_{DDR}
- If it is in Standby mode or in Sleep mode 2 and CSN is low for t > t_{stdbv_out}
- If it is in Normal mode and bit EN is cleared
- If it is in Normal mode and CSN is not toggled within t_{WHCH} (CSN timeout)
- If it is in Normal mode and the SPI sends a SW reset (Command byte = FFh).

In Fail Safe mode, the output stages are according to the inputs INX. The SPI is active. The reset bit is 0 if the last state was Reset mode or the last command was a SW reset and it is set to 1 after the first SPI access. The SPI diagnostics is available, the CurrentSense pin is not available. The protection are fully functional. In case of over temperature or power limitation, the outputs work in Autorestart.

The device exits Fail Safe mode under two conditions:

- If the SPI sends the goto Normal mode sequence, the device enters Normal mode:
 - In a first communication set bit UNLOCK = 1
 In the consecutive communication set bit STBY = 0 and bit EN = 1
 - This mechanism avoids entering the Normal mode unintentionally.
- If the SPI sends the goto standby mode sequence, the device enters Standby mode:
 - In a first communication set bit UNLOCK = 1
 In the consecutive communication set bit STBY = 1 and bit EN = 0
 - This mechanism avoids entering the Standby mode unintentionally.
- If V_{DD} falls below V_{DDR}, the device enters Reset mode.

2.1.3 Normal mode

The device enters Normal mode if it is in Fail Safe mode and the SPI sends the goto Normal mode sequence:

- In a first communication set bit UNLOCK = 1
 In the consecutive communication set bit STBY = 0 and bit EN = 1
- This mechanism avoids entering the Normal mode unintentionally.

In Normal mode, the output stages are controlled by the SPI and the INX settings. The SPI is active. CSN must be toggled regularly within t_{WHCH} to keep the device in Normal mode. The SPI diagnostics and the CurrentSense pin are both available. The protection are fully functional. The outputs can be set to Autorestart or Latch. In Autorestart the outputs are switched on again automatically after an over temperature or power limitation event, while in Latch the relevant status register has to be cleared to switch them on again.

Normal mode can be left with 5 conditions:

- If V_{DD} falls below V_{DDR}, the device enters Reset mode.
- If the SPI sends the goto standby sequence, the devices enters Standby mode:
 - In a first communication set UNLOCK = 1
 In the consecutive communication set STBY = 1 and EN = 0
 - This mechanism avoids entering the Standby mode unintentionally.
- If the SPI clears the EN bit (EN = 0), the devices enters Fail Safe mode
- CSN time out: If CSN is not toggled within the minimum CSN monitoring timeout period t_{WHCH}, the device enters Fail Safe mode.
- If the SPI sends a SW reset command (Command byte = FFh), all registers are cleared and the device enters Fail Safe mode.

2.1.4 Standby mode

The device enters Standby mode under three conditions:

- If it is in Fail Safe mode and the SPI sends the goto standby sequence:
 - In a first communication set UNLOCK = 1
 In the consecutive communication set STBY = 1 and EN = 0
 - This mechanism avoids entering the Standby mode unintentionally.
- If it is in Normal mode and the SPI sends the goto standby sequence:
 - In a first communication set UNLOCK = 1
 In the consecutive communication set STBY = 1 and EN = 0
 - This mechanism avoids entering the Standby mode unintentionally.
- If it is in Sleep mode 2 and one input INX is set to one.

The output stages are according to INX settings, the current from V_{DD} is nearly 0.The SPI is inactive and all registers are frozen to the last state. The diagnostics is not available.

Standby mode can be left with three conditions:

- If V_{DD} falls below V_{DDR}, the device enters Reset mode.
- If CSN is low for t > t_{stdby_out}, the device wakes up. As EN has been set to 0, the device enters Fail Safe mode and recovers full functionality with command of the outputs and diagnostics.
- If all direct inputs INX are 0, the device enters Sleep Mode 2 resulting in minimal supply current from V_{CC} and V_{DD}.

2.1.5 Sleep mode 1

The device enters Sleep mode 1, if it is in Reset mode and if all inputs INX are 0.

All outputs are off, the current from V_{DD} is nearly 0, and the current from V_{CC} is reduced to I_{Soff} . The SPI is inactive and all registers are cleared. The diagnostics is not available.

Sleep mode 1 can be left with two conditions:

- If V_{DD} rises above V_{DDB}, the device enters Fail Safe mode.
- If one of the inputs INX is set to 1, the device enters Reset mode.

2.1.6 Sleep mode 2

The device enters Sleep mode 2, if it is in Standby mode and if all inputs INX are 0.

All outputs are off, the current from V_{DD} is nearly 0, and the current from V_{CC} is reduced to I_{Soff} . The SPI is inactive and all registers are frozen to the last state. The diagnostics is not available.

Sleep mode 2 can be left with three conditions:

- If V_{DD} falls below V_{DDR}, the device enters Reset mode.
- If CSN is low for $t > t_{stdby_out}$, the device enters Fail Safe mode.
- If one of the inputs INX is set to 1, the device enters Standby mode.

2.1.7 Battery undervoltage mode

If the battery supply voltage V_{CC} falls below the undervoltage shutdown threshold V_{USD} while VDD remains above the reset threshold $V_{\underline{DDR}}$, the device enters Battery undervoltage mode independent from the operation mode. In Battery undervoltage mode, the outputs are turned off. The SPI is active and the SPI register contents are retained. The SPI diagnostics is available, the CurrentSense pin is not available. The bit VCCUV in the general status register GENSTR is set. If V_{CC} rises above the threshold $V_{USD} + V_{USDhyst}$, the device returns to the last mode and VCCUV is cleared.

Figure 5. Battery undervoltage shutdown diagram Reset, Fail Safe, Normal, Stand By, Sleep Mode $V_{CC} > V_{USD} + V_{USDhys}$ Battery Undervoltage all Outputs off regardless of SPI register content and INx state




Figure 6. Device state diagram

2.2 Programmable functions

2.2.1 Outputs configuration

The status of the output drivers is configured via the SPI output control register (SOCR), the direct input enable control register (DIENCR), the PWM mode control register (PWMCR) and the channel control register (CCR). The DIENCR selects if the outputs OUTPUTX are controlled also by the direct inputs INX or only by the SOCR. The PWMCR selects if the outputs operates in PWM mode. Please refer to *Table 3* for details.

DIENCRX	INX	SOCRX	PWMCRX	OUTPUTX
0	Х	0	0	OFF
0	Х	0	1	OFF
0	Х	1	0	ON
0	Х	1	1	PWM
1	L	0	0	OFF
1	L	0	1	OFF
1	L	1	0	ON
1	L	1	1	PWM
1	Н	Х	0	ON
1	Н	Х	1	PWM

Table 3. Output control truth table

The output channels 0 and 1 can be configured to operate in BULB or LED mode using the channel control register (CCR). If the relevant bit in CCR is 0, the output is configured in BULB mode, if it is set to 1, the output is configured in LED mode. This configuration has an influence on the base frequency for PWM operation (see below in this chapter), on the open-load thresholds (see *Chapter 2.2.4*) and on the current sense ratio (see *Chapter 2.2.6*).

PWM operation

If the PWMCRX bit is set, the relevant output OUTPUTX operates in PWM mode. The duty cycle and the phase of the PWM signal are configured via the DUTYCXCR and the PHASEXCR registers, respectively.

The signal on the PWMCLK is divided internally by 512 or 256 depending on the output operating mode (BULB mode or LED mode) to generate the base frequency for the output.

The duty cycle of the output signal is configured for each OUTPUTX with the DUTYCXCR register using 8 bits (MSB first). DUTYCXCR = 00h means that the duty cycle is 0, and consequently the output is OFF, while DUTYCXCR = FFh results in a maximum duty cycle of 255/256 = 99.6 %. To switch the output permanently ON, it is necessary to select PWMCRX = 0 (see *Table 3*).

The phase shift of the output signal is configured for each OUTPUTX with the PHASEXCR register using 5 bits (MSB first, bit2–bit0 are ignored). PHASEXCR = 00h means a phase shift of 0, while PHASEXCR = F8h results in a maximum phase shift of 31/32 = 96.9%. The phase shift is relative to the base frequency of the selected channel. Thus, the exact point in

time when the channel switches on depends also on the operating mode (BULB or LED mode) of the selected channel.

Below, an example with a 30% duty cycle and a 16% phase is given:

- 1. 30% duty cycle results in a DUTYCXCR register content equal to 76 = 4Ch (30 % x 256 = 76).
- 2. 16% phase results in a PHASECXR register content equal to 5 (16 % x 32 = 5), equivalent to a content of 40 = 28 h for a 8 bit register.

Table 4. Example of DUTYCXCR register


bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	1	0	0	1	1	0	0

Table 5. Example of PHASEXCR register

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Ī	0	0	1	0	1	Х	Х	Х

Figure 7 shows the resulting waveforms.

Figure 7. Example of PWM mode



- Note: 1 If the frequency on PWMCLK is too low ($f < f_{pwm}$), the device falls back to an internally generated PWM frequency of about 160 Hz in BULB mode and 320 Hz in LED mode. In this case the PWMLOW bit in the General Status Register (GENSTR) and the global error flag are set
 - 2 The application should ensure that the duty cycle is not chosen too low. For very low duty cycle there are two restrictions: Due to the slew-rate control of the outputs, the outputs do not switch on and off immediately. Therefore, for low duty cycles, the output pulses are no longer rectangular but change to triangular form, resulting in a non-linear duty cycle power relationship. Moreover, if the output is switched off while the voltage drop on the PowerMOS V_{DS} is still above V_{DSmax}, this causes a false over load detection (see also Section 2.2.3).

2.2.2 Case over temperature

If the case temperature rises above the case thermal detection pre-warning threshold T_{CSD} , the bit T_{FRAME} in the Global Status Byte is set. T_{FRAME} is cleared automatically when the case temperature drops below the case temperature reset threshold T_{CR} . The typical value

of T_{CSD} can be set using the bits CTDTH1 and CTDTH0 inside the CTLR register (see *Section 3.3.1*).

2.2.3 Protections

Junction over temperature

If the junction temperature of one channel rises above the shutdown temperature T_{TSD} , an over temperature event (OT) is detected. The channel is switched OFF and the corresponding bit in the over temperature status register OTFLTR (address 30h) is set. Consequently, the thermal shutdown bit (bit 4) in the Global Status Byte and the Global Error Flag are set.

Each output channel can be either set in Autorestart or Latched OFF operation in case of junction over temperature event by setting the corresponding ASDTCR register bit (address 08h).

In Autorestart operation, the output is switched off as described and switches on again automatically when the junction temperature falls below the reset temperature T_R . The status bit is latched during OFF-state of the channel in order to allow asynchronous diagnostic and it is automatically cleared when the junction temperature falls below the thermal reset temperature of OT detection T_{RS} .

In Latched OFF operation, the output remains switched OFF until the junction temperature falls below $T_{\rm RS}$ and a read and clear command is sent.

Power limitation

If the difference between junction temperature and case temperature ($\Delta T = T_j - T_c$) rises above the power limitation threshold ΔT_{PLIM} , a power limitation event is detected. The corresponding bit in the power limitation status register PWLMFLTR (address 33h) is set and the channel is switched OFF. Consequently, the power limitation bit (bit 4) in the Global Status Byte and the Global Error Flag are set.

Each output channel can be either set in Autorestart or Latched OFF operation in case of power limitation event by setting the corresponding ASDTCR register bit (address 08h).

In Autorestart operation, the output is switched off as described and switches on again automatically when ΔT falls below the reset threshold $\Delta T_{PLIMreset}$. The status bit is latched during OFF-state of the channel in order to allow asynchronous diagnostic and it is automatically cleared in ON-state when the power limitation event is removed.

In Latched OFF operation, the output remains switched OFF until ΔT falls below the reset threshold $\Delta T_{PLIMreset}$ and a read and clear command is sent.

Each time a channel is switched on via the corresponding bit in SOCR, a blanking time $t_{blanking}$ is initialized which masks a power limitation event and its relevant diagnostic in the PWLMFLTR register. The blanking time does not account for an over temperature event, i.e. the outputs are switched OFF and the relevant bits in OTFLTR are set even during the blanking time, or for an over load event.

The blanking filter is only active, if the channel is turned on through SOCR. There are, however, additional conditions which cause the output to switch from OFF to steady ON-state or to PWM output which do not activate the blanking filter. Refer to *Table 6* for more details.

Action	Output state	Blanking filter
SOCR = 0 to 1	Switches from off to steady state or PWM according to PWMCR	Active
SOCR = 0 DIEN = 1 INX = 0 to 1	Switches from off to steady state or PWM according to PWMCR	Not active
SOCR = 1, DIEN = 0 PWMCR = 1 DUTYCRX = 00h to nonzero value	Switches from off to PWM	Not active
SOCR = 1, DIEN = 0 PWMCR = 1 to 0 DUTYCRX = 00h	Switches from off to steady state	Not active

Table 6. Activation of blanking filter in case of power limitation

Over load

During low duty cycle PWM operation on a shorted load, ON-time may be too short to allow power limitation or over temperature detection. Current sense output is 0. This would make detection of this over load condition impossible. To overcome this, always when an output channel is turned OFF, the voltage drop on the PowerMOS (V_{DS}) is measured. If V_{DS} exceeds the threshold V_{DSmax} , an over load condition is detected. The corresponding bit in the over load status register OVLFLTR (address 34H) is set. Consequently, the over load bit (bit 4) in the Global Status Byte and the Global Error Flag are set.

The OVLFLTR is a warning and the channel can be switched on again even if the OVLFLTRX bit is set. The OVLFLTRX bit remains unchanged until a read and clear command on OVLFLTR is sent by the SPI or until the output is turned off the next time, when V_{DS} is evaluated again.

If the output channel is switched ON for a very short time, V_{DS} might be greater than V_{DSmax} even if the output is not in over load state so that a false warning is issued. Please refer to *Table 37* for more details.

2.2.4 Open-load ON-state detection

If the current through the output during the ON-state falls below the open-load ON-state detection thresholds, an open-load condition is detected for the relevant channel. The corresponding bit in the open-load ON-state status register (OLFLTR) is set. At the same time, the open-load at ON-state bit (bit 2) in the Global Status Byte and the Global Error Flag are set.

Two different open-load ON-state detection thresholds (see *Table 7*) can be set for each channel by writing into OLONCR register (address 06H). For channel related information, bit0 corresponds to channel0, bit1 to channel1, bit2 to channel2, bit3 to channel3.

Channel	OLONCRX	I _{OLnom} BULB mode	I _{OLnom} LED mode					
0.1	0	75 mA	19 mA					
0, 1	1	470 mA	160 mA					
0.0	0	180 mA	_					
2, 3	1	1250 mA	_					

Table 7. Nominal open-load thresholds

2.2.5 Open-load OFF-state detection

If the output voltage V_{OUT} in OFF-state of the output is greater than the open-load detection threshold voltage V_{OL} , an open-load OFF-state / Stuck to V_{CC} event is detected (see *Figure 8*). The corresponding bit in the Open-load OFF-state / Stuck to VCC status register STKFLTR (Address 32h) is set. Consequently, the OLOFF bit (bit 1) in the Global Status Register and the Global Error Flag are set. To avoid false detection, the diagnosis starts after turn-off of a channel with an additional delay t_{DOLOFF}

To distinguish between an open-load OFF-state event and a short to VCC condition, an internal pull-up current generator can be enabled for each channel by setting the corresponding bit in the open-load OFF-state control register (OLOFFCR, address 07h), see *Table 8*.

The activated pull-up current generators are active in Normal Mode, in Fail Safe Mode and in Standby Mode. In Sleep Mode 2, the current generators are switched off. The register contents, however, are saved also in Sleep Mode 2, consequently the current generators are reactivated after a return to Standby or a wakeup to Fail Safe Mode. A hardware reset $(V_{DD} < V_{DDR})$ or a software reset (Command byte = FFh) clears all register contents and hence the current generators are switched off.




Figure 8. Open-load OFF-state detection

Table 8. STKFLTR state

	With internal pull-up generator	Without internal pull-up generator
Case 1: load connected	"0" / no fault	"0" / no fault
Case 2: no load	"1" / fault	"0" / no fault
Case 3: output shorted to V _{CC}	"1" / fault	"1" / fault

2.2.6 Current sense

Each channel integrates an analog current sense function which can be connected to the current sense pin by setting the CURSEN bit (bit 3) in the CTLR register (address 00H) and by setting the corresponding channel in the CSMUXCR register (address 03H).

The ratio between output current and sense current can be also selected by writing into the CSRATCR register (address 04H).

The current sense ratio is as shown in Table 9.

Table 9. Current sense ratio

Channel	CSRATCRX	Current sense ratio K (typical) BULB mode	Current sense ratio K (typical) LED mode
0, 1	0	2080	700
0, 1	1	5360	1900
2.2	0	5800	_
2, 3	1	15250	_

The output CS_SYNC provides a synchronization signal for the current sense pin. It is "1" if the corresponding output is ON, and "0" if the output is OFF. If no output is selected (CURSEN = 0), CS_SYNC is in high impedance state. Please refer also to *Figure 9*.




Figure 9. Example of CS SYNC synchronization and the current sense pin

2.3 Test mode (reserved)

The Digital core and most of the advanced functionalities integrated in the VNQ6004SA-E are tested by setting the device in a special Test Mode. In this state, the CSN monitoring timeout control is disabled and the functionality of the other SPI pins (SDI and SDO) might be different from the standardized communication protocol, whilst other pins might be configured as diagnostic I/O's.

Test Mode is intended only for the ST serial production testing flow.

Accessing Test Mode in the application might lead the device to operate in uncontrolled conditions.

Entering Test Mode is prevented by operating the device within its Absolute Maximum Ratings.

3 SPI functional description

3.1 SPI communication

The SPI communication is based on a standard ST-SPI 16-bit interface, using CSN, SDI, SDO and SCK signal lines.

Input data are shifted into SDI, MSB first while Output data are shifted out on SDO, MSB first.

3.1.1 Signal description

During all operations, V_{DD} must be held stable and within the specified valid range: V_{DD} min. to V_{DD} max.

Table 10. SPI signal description

Name	Function
Serial clock SCK	This input signal provides the timing of the serial interface. Data present at Serial Data Input (SDI) are latched on the rising edge of Serial Clock (SCK). Data on Serial Data Output (SDO) change after the falling edge of Serial Clock (SCK).
Serial data input SDI	This input signal is used to transfer data serially into the device. It receives data to be written. Values are sampled on the rising edge of Serial Clock (SCK).
Serial data output SDO	This output signal is used to transfer data serially out of the device. Data are shifted out on the falling edge of Serial Clock (SCK).
Chip select CSN	When this input signal is High, the device is deselected and Serial Data Output (SDO) is high impedance. Driving this input Low enables the communication. The communication must start on a Low level of Serial Clock (SCK). Data are accepted only if exactly 16 bits have been shifted in.
	This signal is used as CSN monitoring input and must be toggled within CSN monitoring timeout period to stay in Normal mode. Otherwise the device enters Fail Safe mode. SPI registers contents are unchanged.

3.1.2 Connecting to the SPI bus

A schematic view of the architecture between the bus and devices can be seen in Figure 10.

All input data bytes are shifted into the device, MSB first. The Serial Data Input (SDI) is sampled on the first rising edge of the Serial Clock (SCK) after Chip Select (CSN) goes low.

All output data bytes are shifted out of the device on the falling edge of SCK, MSB first on the first falling edge of the Chip Select (CSN).

3.1.3 **SPI** mode

Supported SPI mode during a communication phase can be seen in *Figure 11*.

This device can be driven by a micro controller with its SPI peripheral running in the following mode:

● CPOL=0, CPHA=0





Figure 10. Bus master and two devices in a normal configuration

Figure 11. Supported SPI mode



3.2 SPI protocol

3.2.1 SDI, SDO format

SDI format during each communication frame starts with a command byte. It begins with two bits of operating code (OC0, OC1) which specify the type of operation (read, write, read and clear status, read device information) and is followed by a 6 bit address (A0:A5). The command byte is followed by an input data byte (D0:D7).

Table 11. Command byte

MSB							LSB
OC1	OC0	A5	A4	А3	A2	A1	A0

Table 12. Input data byte

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

SDO format during each communication frame starts with a specific byte called Global Status Byte (see *Section 3.2.2: Global status byte description* for more details of bit0-bit7). This byte is followed by an output data byte (D0:D7).

Table 13. Global status byte

MSB							LSB
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0

Table 14. Output data byte

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

3.2.2 Global status byte description

The data shifted out on SDO during each communication starts with a specific byte called Global Status Byte. This one is used to inform the microcontroller about global faults which can be happened on the channel part (like thermal shutdown, OLON,...) or on the SPI interface (like CSN monitoring timeout event, communication error,...). This specific register has the following format.

Table 15. Global status byte

Bit	Name	Reset	Content
7 (MSB)	Global error flag	1	Active high: this bit is set in case of any fault on any channel or CSNTO, a communication error, a chip reset, a V _{CC} undervoltage or a too low PWM clock frequency. This bit is also accessible while CSN is held low and SCK is stable (high or low). This operation does not set the communication error bit.
6	Communication error	0	Active high: this bit is set at the end of the communication in case of wrong number of clock cycles during a communication frame or invalid bus condition (SPI mode not equal to CPOL = 0, CPHA = 0). A clock monitor counts the number of clock pulses during a communication frame (while CSN is low). If the number of pulses does not correspond with the frame width indicated in the 'SPI-frame_ID' (address 3Eh), the frame is ignored and the communication error bit is set.The communication error bit can be read in the frame which follows the erroneous one and is automatically cleared once a frame with valid number of clock pulses is transferred.

Table 15. Global status byte

Bit	Name	Reset	Content
5	Not (ChipReset or ComError)	0	Active low: this bit is low in case of chip reset (hardware reset due to a loss of V _{DD} supply or software reset) or a communication error (wrong number of clock pulses during a communication frame). The bit is reset when the next valid communication frame is transferred.
4	Thermal shutdown (OT) or Power limitation (PWLM) or Over load (OVL)	0	Active high: this bit is set in case of thermal shutdown or power limitation or in case of high V _{DS} (OVL) at turn-off detected on any channel. The bit reflects the corresponding faulty channel bits in OTFLTR, PWLMFLTR and OVLFLTR registers.
3	T _{Frame}	0	Active high: this bit is set if the case temperature is greater than T_{CSD} and can be used as a temperature prewarning. The bit is cleared automatically when the case temperature drops below the case temperature reset threshold (T_{CR}).
2	Open-load at ON-state (OLON)	0	Active high: this bit is set in case of open-load ON- state detected on any channel. This bit reflects the corresponding faulty channel bit in the OLFLTR register
1	Open-load at OFF-state or output shorted to V _{CC} (OLOFF)	0	Active high: this bit is set in case of open-load OFF-state or output shorted to V _{CC} condition detected on any channel. This bit reflects the corresponding faulty channel bit in the STKFLTR register.
0 (LSB)	FailSafe	1	Active high: This bit is set in case of failsafe mode.

Note:

The FFh or 00h combinations for the Global Status Byte are not possible due to the active low of chip reset bit (bit 5) and the exclusive combination between bit 5 and 6. Consequently a FFh or 00h combination for the Global Status Byte must be detected by the microcontroller as a failure (SDO stuck to GND or to V_{DD} or loss of SCK).

3.2.3 Operating code definition

The SPI interface features four different addressing modes which are listed in Table 16.

Table 16. Operating codes


OC1	ОСО	Meaning
0	0	Write operation
0	1	Read operation
1	0	Read and clear status operation
1	1	Read device information

Write mode

The write mode of the device allows to write the content of the input data byte into the addressed register (see list of registers in *Table 17*). Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

During the same sequence outgoing data are shifted out MSB first on the falling edge of the CSN pin and subsequent bits on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte and the second to the previous content of the addressed register.

Figure 12. SPI write operation



Read mode

The read mode of the device allows to read and to check the state of any register.


Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte and the second to the content of the addressed register.

In case of a read mode on an unused address, the 'global status/error' byte on the SDO pin is following by 00H byte.

In order to avoid inconsistency between the Global status byte and the status register, the status register contents are frozen during SPI communication.

Figure 13. SPI read operation



Read and clear status command

The read and clear status operation is used to clear the content of the addressed status register (see Table 17). A read and clear status operation with address 3Fh clears all status registers simultaneously and reads back the Configuration register (GLOBCTR).

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which register content is read then erased while the data byte is 'don't care'.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the addressed register.

In order to avoid inconsistency between the Global status byte and the status register, the status register contents are frozen during SPI communication.




Figure 14. SPI read and clear operation

Read device information

Specific informations can be read but not modified during this mode. Accessible data can be seen in Table 18.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which information is read while the data byte is 'don't care'.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the addressed register.




Figure 15. SPI read device information

3.3 Address mapping

Table 17. RAM memory map

Control registers 00h CTRL Read/write Device enable, standby, current sense 01h SOCR Read/write SPI Output Control Register 02h DIENCR Read/write Direct Input Enable Control Register 03h CSMUXCR Read/write Current Sense Multiplexer Control Register 04h CSRATCR Read/write Current Sense Ratio Control Register 05h PWMCR Read/write PWM Mode Control Register 06h OLONCR Read/write Open-load ON-state Control Register 07h OLOFFCR Read/write Open-load OFF-state Control Register 08h ASDTCR Read/write Automatic Shutdown Control Register 09h CCR Read/write Channel Control Register 04h-0Fh not used Duty Cycle Control Register 0 11h DUTYCOCR Read/write Duty Cycle Control Register 2 12h DUTYCSCR Read/write Duty Cycle Control Register 3 14h-17h 18h PHASEOCR Read/write Phase Control Register 0	Address	Name	Access	Content	
O1h SOCR Read/write SPI Output Control Register O2h DIENCR Read/write Direct Input Enable Control Register O3h CSMUXCR Read/write Current Sense Multiplexer Control Register O4h CSRATCR Read/write Current Sense Ratio Control Register O5h PWMCR Read/write PWM Mode Control Register O6h OLONCR Read/write Open-load ON-state Control Register O7h OLOFFCR Read/write Open-load OFF-state Control Register O8h ASDTCR Read/write Automatic Shutdown Control Register O9h CCR Read/write Duty Cycle Control Register O8h-OFh OUTYCOCR Read/write Duty Cycle Control Register O8h DUTYCOCR Read/write Duty Cycle Control Register 0 DUTYCOCR Read/write Duty Cycle Control Register 2 12h DUTYC3CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 2 14h-17h DutyC3CR Read/write Duty Cycle Control Register 3 14h-17h Not used Not used Not used Not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 0 19h PHASE3CR Read/write Phase Control Register 1 1Ah PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh Not used Not	Control regi	sters			
02h DIENCR Read/write Direct Input Enable Control Register 03h CSMUXCR Read/write Current Sense Multiplexer Control Register 04h CSRATCR Read/write Current Sense Ratio Control Register 05h PWMCR Read/write PWM Mode Control Register 06h OLONCR Read/write Open-load ON-state Control Register 07h OLOFFCR Read/write Open-load OFF-state Control Register 08h ASDTCR Read/write Automatic Shutdown Control Register 09h CCR Read/write Channel Control Register 09h CCR Read/write Duty Cycle Control Register 0Ah-0Fh not used Duty Cycle Control Register 0 11h DUTYCOCR Read/write Duty Cycle Control Register 2 12h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 19h PHASE1CR Read/write Phase Control Regis	00h	CTRL	Read/write	Device enable, standby, current sense	
O3h CSMUXCR Read/write Current Sense Multiplexer Control Register O4h CSRATCR Read/write Current Sense Ratio Control Register O5h PWMCR Read/write PWM Mode Control Register O6h OLONCR Read/write Open-load ON-state Control Register O7h OLOFFCR Read/write Open-load OFF-state Control Register O8h ASDTCR Read/write Automatic Shutdown Control Register O8h ASDTCR Read/write Channel Control Register O9h CCR Read/write Duty Cycle Control Register O8h-OFh DUTYCOCR Read/write Duty Cycle Control Register 0 10h DUTYCOCR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh Read Only Channel Read Back Status Register 2Eh CHDRVR Read only Channel Read Back Status Register 3th OLFLTR Read/clear Open-load ON-state Status Register 3th OLFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 3th OLFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 3th OVLFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 3th OVLFLTR Read/clear Over Immitation Status Register 3th OVLFLTR Read/clear Over Limitation Status Register	01h	SOCR	Read/write	SPI Output Control Register	
04h CSRATCR Read/write Current Sense Ratio Control Register 05h PWMCR Read/write PWM Mode Control Register 06h OLONCR Read/write Open-load ON-state Control Register 07h OLOFFCR Read/write Open-load OFF-state Control Register 08h ASDTCR Read/write Automatic Shutdown Control Register 09h CCR Read/write Channel Control Register 09h CCR Read/write Duty Cycle Control Register 01h DUTYCOCR Read/write Duty Cycle Control Register Outy Cycle Control Regis	02h	DIENCR	Read/write	Direct Input Enable Control Register	
05h PWMCR Read/write PWM Mode Control Register 06h OLONCR Read/write Open-load ON-state Control Register 07h OLOFFCR Read/write Open-load OFF-state Control Register 08h ASDTCR Read/write Automatic Shutdown Control Register 09h CCR Read/write Channel Control Register 09h CCR Read/write Duty Cycle Control Register 10h DUTYCOCR Read/write Duty Cycle Control Register 0 11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 0 19h PHASE2CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVLFLTR Read/clear Over Ional Status Register 35h-3Dh TEST Read/write Test Register (reserved)	03h	CSMUXCR	Read/write	Current Sense Multiplexer Control Register	
06h OLONCR Read/write Open-load ON-state Control Register 07h OLOFFCR Read/write Open-load OFF-state Control Register 08h ASDTCR Read/write Automatic Shutdown Control Register 09h CCR Read/write Channel Control Register 0Ah-0Fh not used 10h DUTYCOCR Read/write Duty Cycle Control Register 0 11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 1 1Ah PHASE3CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Phase Control Register 3 1Ch-2Dh CHDRVR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVLFLTR Read/clear Power Limitation Status Register 35h-3Dh rot used Other registers Test Register (reserved)	04h	CSRATCR	Read/write	Current Sense Ratio Control Register	
07h OLOFFCR Read/write Open-load OFF-state Control Register 08h ASDTCR Read/write Automatic Shutdown Control Register 09h CCR Read/write Channel Control Register 0Ah-0Fh not used 10h DUTYCOCR Read/write Duty Cycle Control Register 2 11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 2 14h-17h not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 1 1Ah PHASE3CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Phase Control Register 3 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVFLTR Read/clear Open-load Status Register 35h-3Dh not used Other registers Test Register (reserved)	05h	PWMCR	Read/write	PWM Mode Control Register	
08h ASDTCR Read/write Automatic Shutdown Control Register 09h CCR Read/write Channel Control Register 0Ah-0Fh not used 10h DUTYCOCR Read/write Duty Cycle Control Register 0 11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used not used 18h PHASE0CR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE3CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status register 3 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR	06h	OLONCR	Read/write	Open-load ON-state Control Register	
O9h CCR Read/write Channel Control Register OAh-0Fh not used DUTYCOCR Read/write Duty Cycle Control Register 0 11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASE0CR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 1 1Ah PHASE3CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVLFLTR Read/clear Power Limitation Status Register 35h-3Dh TEST Read/write Test Register (reserved)	07h	OLOFFCR	Read/write	Open-load OFF-state Control Register	
OAh-OFh 10h DUTYCOCR Read/write Duty Cycle Control Register 0 11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 1 1Ah PHASE3CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Phase Control Register 3 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVLFLTR Read/clear Over Imitation Status Register 35h-3Dh TEST Read/write Test Register (reserved)	08h	ASDTCR	Read/write	Automatic Shutdown Control Register	
10h DUTYCOCR Read/write Duty Cycle Control Register 0 11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Power Limitation Status Register 35h OVEFLTR Read/clear Over load Status Register 36h TEST Read/write Test Register (reserved)	09h	CCR	Read/write	Channel Control Register	
11h DUTYC1CR Read/write Duty Cycle Control Register 2 12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASE0CR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVLFLTR Read/clear Over Limitation Status Register 35h-3Dh TEST Read/write Test Register (reserved)	0Ah-0Fh			not used	
12h DUTYC2CR Read/write Duty Cycle Control Register 2 13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVLFLTR Read/clear Over Imitation Status Register 35h STKFLTR Read/clear Over Initiation Status Register Other registers 3Eh TEST Read/write Test Register (reserved)	10h	DUTYC0CR	Read/write	Duty Cycle Control Register 0	
13h DUTYC3CR Read/write Duty Cycle Control Register 3 14h-17h not used 18h PHASE0CR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh TEST Read/write Test Register (reserved)	11h	DUTYC1CR	Read/write	Duty Cycle Control Register 2	
14h-17h not used 18h PHASE0CR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 34h OVLFLTR Read/clear Power Limitation Status Register 35h-3Dh rot used Other registers 3Eh TEST Read/write Test Register (reserved)	12h	12h DUTYC2CR Read/write		Duty Cycle Control Register 2	
18h PHASEOCR Read/write Phase Control Register 0 19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	13h	DUTYC3CR	Read/write	Duty Cycle Control Register 3	
19h PHASE1CR Read/write Phase Control Register 1 1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Over Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh rot used Other registers 3Eh TEST Read/write Test Register (reserved)	14h-17h			not used	
1Ah PHASE2CR Read/write Phase Control Register 2 1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	18h	PHASE0CR	Read/write	Phase Control Register 0	
1Bh PHASE3CR Read/write Phase Control Register 3 1Ch-2Dh not used Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	19h	PHASE1CR	Read/write	Phase Control Register 1	
Tich-2Dh Status registers 2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	1Ah	PHASE2CR	Read/write	Phase Control Register 2	
Status registers2EhCHDRVRRead onlyChannel Read Back Status Register2FhGENSTRRead onlyGeneral Status Register30hOTFLTRRead/clearOver Temperature Status Register31hOLFLTRRead/clearOpen-load ON-state Status Register32hSTKFLTRRead/clearOpen-load OFF-state/Stuck to Vcc Status Register33hPWLMFLTRRead/clearPower Limitation Status Register34hOVLFLTRRead/clearOver load Status Register35h-3Dhnot usedOther registers3EhTESTRead/writeTest Register (reserved)	1Bh	PHASE3CR	Read/write	Phase Control Register 3	
2Eh CHDRVR Read only Channel Read Back Status Register 2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh Over load Status Register 35h-3Dh TEST Read/write Test Register (reserved)	1Ch-2Dh			not used	
2Fh GENSTR Read only General Status Register 30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh Other registers 3Eh TEST Read/write Test Register (reserved)	Status regis	ters			
30h OTFLTR Read/clear Over Temperature Status Register 31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	2Eh	CHDRVR	Read only	Channel Read Back Status Register	
31h OLFLTR Read/clear Open-load ON-state Status Register 32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	2Fh	GENSTR	Read only	General Status Register	
32h STKFLTR Read/clear Open-load OFF-state/Stuck to Vcc Status Register 33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	30h	OTFLTR	Read/clear	Over Temperature Status Register	
33h PWLMFLTR Read/clear Power Limitation Status Register 34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	31h	OLFLTR	Read/clear	Open-load ON-state Status Register	
34h OVLFLTR Read/clear Over load Status Register 35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	32h	STKFLTR	Read/clear	Open-load OFF-state/Stuck to Vcc Status Register	
35h-3Dh not used Other registers 3Eh TEST Read/write Test Register (reserved)	33h	PWLMFLTR	Read/clear	Power Limitation Status Register	
Other registers 3Eh TEST Read/write Test Register (reserved)	34h	OVLFLTR	Read/clear	Over load Status Register	
3Eh TEST Read/write Test Register (reserved)	35h-3Dh			not used	
<u> </u>	Other regist	ers			
3Fh GLOBCTR Read/write Configuration Register	3Eh	TEST	Read/write	Test Register (reserved)	
	3Fh	GLOBCTR	Read/write	Configuration Register	

Note: 1 Any command (write, read or read and clear status) executed on a "not used" RAM register, i.e. a not assigned address, does not have any effect:

There is no change in the Global Status byte (no communication error, no error flag).

The data written to this address (2nd byte of SDI is ignored.

The data read from this address (2nd byte of SDO) contains 00, independent of what has been written previously to this address.

A write command on don't care bits of an assigned RAM register address does not have any effect:

There is no change on the Global Status byte.

The data written to the "don't care bits" is ignored.

The content of the "don't care bits" remains at "0" independent of the data written to these bits.

Table 18. ROM memory map

Address	Name	Access	Content
00h	ID Header	Read only	82h
01h	Version	Read only	02h
02h	Product Code 1	Read only	1ah
03h	Product Code 2	Read only	00h
3Eh	SPI-Frame ID	Read only	01h

3.3.1 Address 00h - Control Register (CTLR)

Table 19. Control register

Bit	Name	Access	Reset	Content
7			0	Reserved (not used): read as 0 and write to 0
6			0	Reserved (not used): read as 0 and write to 0
5	STBY	R/W	0	Enter Standby mode 1: Enter Standby mode It is necessary to do 2 write accesses to enter standby: 1. Write UNLOCK = 1 2. Write STBY = 1 and EN = 0
4	UNLOCK	R/W	0	Unlock bit, has to be set before STBY or EN can be set to 1
3	CURSEN	R/W	0	Current sense enable 1: Current sense reading enabled 0: Current sense reading disabled

Table 19. Control register (continued)

Bit	Name	Access	Reset		Content	
2	CTDTH1	R/W	0	Case thermal detection		
				These bits allow to con the device. Three temp programming these two	erature threshold	
1	CTDTH0	R/W	0	CTDTH1	CTDTH0	Detection temperature
				0	0	120 °C
				0	1	130 °C
				1	Х	140 °C
0	EN	R/W	0	Enter Normal mode 1: Normal mode 0: Fail Safe mode It is necessary to do 2 1. Write UNLOCK = 1 2. Write EN = 1	write accesses to	enter Normal mode:

3.3.2 Address 01h - SPI Output Control Register (SOCR)

Table 20. SPI output control register

Bit	Name	Access	Reset	Content
7			0	
6			0	Pagery and (they have to be written to "O" and are read "O")
5			0	Reserved (they have to be written to "0" and are read "0")
4			0	
3	SOCR3	R/W	0	The COCD register controls the output drivers. The four hite
2	SOCR2	R/W	0	The SOCR register controls the output drivers. The four bits correspond to the four output channels.
1	SOCR1	R/W	0	the corresponding output is enabled the corresponding output is disabled
0	SOCR0	R/W	0	o. the corresponding output is disabled

3.3.3 Address 02h - Direct Input Enable Control Register (DIENCR)

Table 21. Direct enable control register

Bit	Name	Access	Reset	Content
7			0	
6			0	Reserved (they have to be written to "0" and are read "0")
5			0	rieserved (they have to be written to o and are read o)
4			0	

Table 21. Direct enable control register (continued)

Bit	Name	Access	Reset	Content
3	DIENCR3	R/W	0	The DIENCR enables the control of the corresponding output
2	DIENCR2	R/W	0	channel by the direct input.
1	DIENCR1	R/W	0	parallel input INX controls OUTPUTX it is abled
0	DIENCR0	R/W	0	o. function disabled

3.3.4 Address 03h - Current Sense Multiplexer Control Register (CSMUXCR)

Table 22. Current sense multiplexer control register

Bit	Name	Access	Reset		Content		
7			0				
6			0				
5			0	Pecarved (they have to be written to "0" and are read "0")			
4			0	Reserved (they have to be written to "0" and are read "0")			
3			0				
2			0				
1	CSMUXCR1	R/W	0	The CSMUXCR selects		nnel is connected	
				to the current sense pir	CSMUXCR0	Selected channel	
0	CSMUXCR0	R/W	0	0	0	OUTPUT0	
				0	1	OUTPUT1	
				1	0	OUTPUT2	
				1	1	OUTPUT3	

3.3.5 Address 04h - Current Sense Ratio Control Register (CSRATCR)

Table 23. Current sense ratio control register

Bit	Name	Access	Reset	Content
7			0	
6			0	Reserved (they have to be written to "0" and are read "0")
5			0	neserved (they have to be written to 0 and are read 0)
4			0	

Table 23. Current sense ratio control register (continued)

Bit	Name	Access	Reset	Content
3	CSRATCR3	R/W	0	The CSRATCR adjusts the current sense ratio for the the
2	CSRATCR2	R/W	0	corresponding output channel. 1: select high current sense ratio for OUTPUTX
1	CSRATCR1	R/W	0	0: select low current sense ratio for OUTPUTX
0	CSRATCR0	R/W	0	For details see <i>Table 9</i> .

3.3.6 Address 05h - PWM Mode Control Register (PWMCR)

Table 24. PWM mode control register

Bit	Name	Access	Reset	Content
7			0	Reserved (they have to be written to "0" and are read "0")
6			0	
5			0	
4			0	
3	PWMCR3	R/W	0	The PWMCR selects the PWM mode for each corresponding output channel. 1: PWM mode enabled for OUTPUTX 0: PWM mode disabled
2	PWMCR2	R/W	0	
1	PWMCR1	R/W	0	
0	PWMCR0	R/W	0	

3.3.7 Address 06h - Open-load ON-State Control Register (OLONCR)

Table 25. Open-load ON-state control register

Bit	Name	Access	Reset	Content
7			0	Reserved (they have to be written to "0" and are read "0")
6			0	
5			0	
4			0	
3	OLONCR3	R/W	0	The OLONCR selects the open-load threshold for each corresponding output channel. 1: High threshold selected for OUTPUTX 0: Low threshold selected for OUTPUTX For details see <i>Table 7</i> .
2	OLONCR2	R/W	0	
1	OLONCR1	R/W	0	
0	OLONCR0	R/W	0	

3.3.8 Address 07h - Open-load OFF-State Control Register (OLOFFCR)

Table 26. Open-load OFF-state control register

Bit	Name	Access	Reset	Content	
7			0		
6			0	Pacaryod (they have to be written to "0" and are read "0"	
5			0	Reserved (they have to be written to "0" and are read "0")	
4			0		
3	OLOFFCR3	R/W	0	The OLOFFCR enables an internal pull-up current generator	
2	OLOFFCR2	R/W	0	to distinguish between the open-load OFF-state fault from the output shorted to $V_{\rm CC}$ fault.	
1	OLOFFCR1	R/W	0	1: Pull-up current generator enabled for OUTPUTX	
0	OLOFFCR0	R/W	0	0: Pull-up current generator disabled for OUTPUTX See <i>Table 8</i> for details.	

3.3.9 Address 08h - Automatic Shutdown Control Register (ASDTCR)

Table 27. Automatic shutdown control register

Bit	Name	Access	Reset	Content	
7			0		
6			0	Reserved (they have to be written to "0" and are read "0")	
5			0	neserved (they have to be written to or and are read or)	
4			0		
3	ASDTCR3	R/W	0	The ASDTCR selects the autorestart mode after over	
2	ASDTCR2	R/W	0	temperature or power limitation for the corresponding output. 1: Autorestart mode enabled for OUTPUTX	
1	ASDTCR1	R/W	0	0: Latched OFF-state enabled for OUTPUTX	
0	ASDTCR0	R/W	0	In latched OFF-state the fault has to be cleared to re-enable the output channel after an over temperature or power limitation event.	

3.3.10 Address 09h - Channel Control Register (CCR)

Table 28. Channel control register

Bit	Name	Access	Reset	Content				
7			0					
6			0					
5			0	Peccerved (they have to be written to "0" and are read "0")				
4			0	Reserved (they have to be written to "0" and are read "0")				
3			0					
2			0					

Table 28. Channel control register (continued)

Bit	Name	Access	Reset	Content
1	CCR1	R/W	0	The CCR selects the BULB or LED mode for the
0	CCR0	R/W	0	corresponding output. 1: LED mode selected for OUTPUTX 0: BULB mode selected for OUTPUTX

3.3.11 Address 10h - 13h - Duty Cycle Control Register (DUTYXCR)

There are four Duty Cycle Control Registers, one for each output channel:

- Address 10h Duty Cycle Control Register for channel 0 (DUTY0CR)
- Address 11h Duty Cycle Control Register for channel 1 (DUTY1CR)
- Address 12h Duty Cycle Control Register for channel 2 (DUTY2CR)
- Address 13h Duty Cycle Control Register for channel 3 (DUTY3CR)

Table 29. DUTYCXCR - duty cycle control register

		•/(•/(, -,						
Bit	Name	Access	Reset				Content		
7	DUTYXCR7	R/W	0	0	0	0		 1	1
6	DUTYXCR6	R/W	0	0	0	0		 1	1
5	DUTYXCR5	R/W	0	0	0	0		 1	1
4	DUTYXCR4	R/W	0	0	0	0		 1	1
3	DUTYXCR3	R/W	0	0	0	0		 1	1
2	DUTYXCR2	R/W	0	0	0	0		 1	1
1	DUTYXCR1	R/W	0	0	0	1		 1	1
0	DUTYXCR0	R/W	0	0	1	0		 0	1
	Resulting Duty Cycle				1 256	2 256		 254 256	255 256

3.3.12 Address 18h - 1Ah - Phase Control Register (PHASEXCR)

There are four Phase Control Registers, one for each output channel:

- Address 18h Phase Control Register of Channel 0 (PHASE0CR)
- Address 19h Phase Control Register of Channel 1 (PHASE1CR)
- Address 1Ah Phase Control Register of Channel 2 (PHASE2CR)
- Address 1Bh Phase Control Register of Channel 3 (PHASE3CR)

Table 30. PHASECXCR - duty cycle control register

Bit	Name	Access	Reset				Content		
7	PHASEXCR4	R/W	0	0	0	0		 1	1
6	PHASEXCR3	R/W	0	0	0	0		 1	1
5	PHASEXCR2	R/W	0	0	0	0		 1	1
4	PHASEXCR1	R/W	0	0	0	1		 1	1

Table 30. PHASECXCR - duty cycle control register (continued)

Bit	Name	Access	Reset				Content			
3	PHASEXCR0	R/W	0	0	1	0			0	1
2			0	Reserve	d (not us	ed): reac	as 0 and	write to	0	
1			0	Reserve	ed (not us	ed): reac	l as 0 and	d write to	0	
0			0	Reserve	ed (not us	ed): reac	as 0 and	write to	0	
	Resulting	<u>0</u> 32	<u>1</u> 32	$\frac{2}{32}$		•••	30 32	3 <u>1</u> 32		

3.3.13 Address 2Eh - Channel Read Back Status Register (CHDRVR)

Table 31. Channel read back status register

Bit	Name	Access	Reset	Content	
7			0		
6			0	Pagamad	
5			0	Reserved	
4			0		
3	CHRBSR3	R	0	The CHDRVR allows to read back the actual state of each	
2	CHRBSR2	R	0	channel.	
1	CHRBSR1	R	0	1: channel OUTPUTX is on	
0	CHRBSR0	R	0	0: channel OUTPUTX is off	

3.3.14 Address 2Fh - General Status Register (GENSTR)

Table 32. General status register

Bit	Name	Access	Reset	Content
7			0	
6			0	
5			0	Reserved
4			0	
3			0	
2	PWMLOW	R	0	This bit is set if the input PWM clock frequency is below 11.0 kHz (typ.) and reset if this frequency is above 16.0 kHz (typ.). If the PWMLOW bit is set, the PWM frequency is generated by an internal PWM clock signal at 160 Hz for channels programmed in BULB mode and 320 Hz for channels programmed in LED mode. The PWMLOW bit sets the global error flag.
1	CSNTO	R	0	The CSNTO bit is toggled at each half period of the CSN Timeout period and it is reset at the CSN rising edge.

Table 32. General status register (continued)


Bi	Name	Access	Reset	Content
0	VCCUV	R	0	V_{CC} undervoltage detection, is set when $V_{CC} < V_{USD}$ and it is automatically cleared as soon as $V_{CC} > V_{USD} + V_{USDhyst}$. This bit sets the Global Error Flag.

3.3.15 Address 30h - Over Temperature Status Register (OTFLTR)

Table 33. Over temperature status register

Bit	Name	Access	Reset	Content		
7			0			
6			0	Reserved		
5			0	neserved		
4			0	-		
3	OTSR3	R/C	0	The OTSR reflects the thermal state of the corresponding		
2	OTSR2	R/C	0	channel OUTPUTX. According to Autorestart or to Latch the bit is kept or removed as shown in <i>Figure 16</i> . In Autorestart		
1	OTSR1	R/C	0	the bit is latched during OFF-state of the channel in order to		
0	OTSR0	R/C	0	allow asynchronous diagnostic and it is automatically cleared when the OT condition is removed. In Latch the bit is latched until a read and clear command is sent. 1: thermal shutdown occured for OUTPUTX 0: no fault detected		

Figure 16. Behaviour of over temperature status bits



3.3.16 Address 31h - Open-Load ON-State Status Register (OLFLTR)

Table 34. Open-load ON-state status register

Bit	Name	Access	Reset	Content	
7			0		
6			0	Reserved	
5			0		
4			0		
3	OLONSR3	R/C	0	The OLONSRX is set if an open-load event in ON-state has	
2	OLONSR2	R/C	0	occured on the corresponding channel OUTPUTX. The bit is continuously refreshed in ON-state and latched in OFF-state.	
1	OLONSR1	R/C	0	In order to clear the bit in OFF-state it is necessary to send a	
0	OLONSR0	R/C	0	read and clear command. 1: open-load in ON-state occured for OUTPUTX 0: no fault detected	

3.3.17 Address 32h - Open-Load OFF-State / Stuck to V_{CC} Status Register (STKFLTR)

Table 35. Open-load OFF-state / stuck to V_{CC} status register


Bit	Name	Access	Reset	Content		
7			0			
6			0	Reserved		
5			0	neserved		
4			0	*		
3	STKSR3	R/C	0	The STKSRX bit is set in OFF-state after the T _{DOLOFF} is		
2	STKSR2	R/C	0	elapsed if $V_{OUT} > V_{OL}$. It gives an information about openload or a stuck to V_{CC} which depends on the configuration of		
1	STKSR1	R/C	0	the OLOFFCR register (for details refer to the the functional		
0	STKSR0	R/C	0	description). The bit is continuously refreshed in OFF-state and it is latched during ON-state. In order to clear the bit in ON-state it is necessary to send a read and clear command. 1: open-load in OFF-state or stuck to V _{CC} condition occured for OUTPUTX 0: no fault detected		

3.3.18 Address 33h - Power Limitation Status Register (PWLMFLTR)

Table 36. Power limitation status register

Bit	Name	Access	Reset	Content		
7			0			
6			0	Reserved		
5			0	neserved		
4			0			
3	PWLMSR3	R/C	0	The PWLMSRX is set if a power limitation event has occured		
2	PWLMSR2	R/C	0	on the corresponding channel OUTPUTX. According to		
1	PWLMSR1	R/C	0	Figure 17. In Autorestart the bit is latched during OFF-state		
0	PWLMSR0	R/C	0	of the channel in order to allow asynchronous diagnostic and it is automatically cleared when the PWLM condition is removed. In Latch the bit is latched until a read and clear command is sent. 1: power limitation event occured for OUTPUTX 0: no fault detected		

Figure 17. Behaviour of power limitation status bits



3.3.19 Address 34h - Over Load Status Register (OVLFLTR)

Table 37. Over load status register

Bit	Name	Access	Reset	Content			
7			0				
6			0	Reserved			
5			0	neserved			
4			0	The OVI CDV his is not if above OFF of the channel			
3	OVLSR3	R/C	0	The OVLSRX bit is set if at turn OFF of the channel			
2	OVLSR2	R/C	0	OUTPUTX, the output voltage V _{OUT} is lower than V _{OVL} . The bit is latched until the next turn OFF. In order to clear the bit it			
1	OVLSR1	R/C	0	is necessary to send a read and clear command.			
0	OVLSR0	R/C	0	1: over load event occured for OUTPUTX 0: no fault detected Note: As the status register is not updated while CSN is low, it is possible that the update of the OVLSR is delayed until the next turn-off if the PowerMOS is turned off during an SPI-frame.			

3.3.20 Minimum duty cycle vs frequency

In order to avoid a false over load detection by the device a minimum duty cycle, DC, is requested for the correct operation. The minimum DC depends on the frequency as shown in *Figure 18* and *Figure 19*.

Min duty cycle vs frequency - BULB_MODE 5.00% 4.50% 4.00% 3.50% 3.00% BULB_MODE_CH_0-1 2.50% BULB_MODE_CH_2-3 2.00% 1.50% 1.00% 0.50% 0.00% 50 100 150 200 250 Freq [Hz] GAPGCFT00423




Figure 19. Min duty cycle vs frequency - LED_MODE

3.3.21 Address 3Eh - Test Register (TEST)

Table 38. Test register

Bit	Name	Access	Reset	Content
7			0	
6			0	
5			0	
4			0	Reserved
3			0	neserved
2			0	
1			0	
0			0	

3.3.22 Address 3Fh - Configuration Register (GLOBCTR)

Table 39. Configuration register

Bit	Name	Access	Reset	Content				
7			0					
6			0	Reserved (they have to be written to "0" and are read "0"				
5			0	Heserved (they have to be written to 0 and are read 0				
4			0					
3	TFRAMEMASK	R/W	0	Masks the contribution of the TFRAME status bit in the Global Status Byte to the global error flag 1: TFRAME bit is masked 0: TFRAME bit not masked				

Table 39. Configuration register

Bit	Name	Access	Reset	Content
2	OLONMASK	R/W	0	Masks the contribution of the OLON status bit in the Global Status byte to the global error flag. 1: OLON bit is masked 0: OLON bit not masked
1	OLOFFMASK	R/W	0	Masks the contribution of the OLOFF status bit in the Global Status byte to the global error flag. 1: OLOFF bit is masked 0: OLOFF bit not masked
0				Reserved (has to be written to "0" and is read "0")

4 Electrical specifications




Figure 20. Current and voltage conventions

4.1 Absolute maximum ratings

Stressing the device above the rating listed in the *Table 40: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality document.

Table 40. A	bsolute	maximum	ratings
-------------	---------	---------	---------

Symbol	Parameter	Value	Unit
V _{CC}	DC supply voltage	40	V
-V _{CC}	Reverse DC supply voltage	-40	V
I _{OUT 0,1,2,3}	Maximum DC output current	Internally limited	Α
-I _{OUT 0,1}	Reverse DC output current	12	Α
-I _{OUT 2,3}	neverse DC output current	27	Α
I _{SENSE}	DC current sense input current	+10/-1	mA
V _{SDI,CSN,SCK}	DC SPI pin voltage	V _{DD} + 0.3	V
-V _{SDI,CSN,SCK}	Reverse DC SPI pin voltage	-0.3	V
I _{SDI,CSN,SCK}	DC SPI pin current	+10/-1	mA
V_{PWM}	DC PWMCLK pin voltage	11	V

46/73 Doc ID 022315 Rev. 2

Table 40. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V_{DD}	DC SPI supply voltage	7	V
-V _{DD}	Reverse DC SPI supply voltage	-0.3	V
I _{DIN 0,1}	DC direct input current	+1/-1	mA
I _{DIN 2,3}	- Do direct input current	+10/–1	mA
V _{CS_sync}	DC CS_sync pin voltage	V _{DD} + 0.3	V
-V _{CS_sync}	Reverse DC CS_sync pin voltage	-0.3	V
V	Electrostatic discharge (R = 1.5 k Ω ; C = 100 pF)	4000	V
V _{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
Tj	Junction operating temperature	-40 to 150	°C
T _{STG}	Storage temperature	-55 to 150	°C
I _{LAT}	Latch up current	+/-20	mA

4.2 Thermal data

Table 41. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.6	°C/W
R _{thj-amb}	Thermal resistance junction-ambient	See Figure 29	°C/W

4.3 Electrical characteristics

4.5 V < V_{DD} < 5.5 V, –40 ^{o}C < T_{j} < 150 $^{o}C,$ unless otherwise specified.

4.3.1 SPI

Table 42. DC characteristics

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
V _{DD} pin						
V_{DDR}	Supply voltage reset			3.0	3.5	٧
V _{DDSD}	Supply voltage shutdown		1.75	2.5		٧
I _{DD}	Supply current ON-state	V _{DD} = 5 V		0.6	1	mA
I _{DDstd}	Supply current in standby state	V _{DD} = 5 V, T _j = 125 °C, INx = 0 V		5	20	μΑ
SDI, SCK	, PWMCLK pins					
I _{IL}	Low level Input current	V _{SDI,SCK,PWMCLK} = 0.3 V _{DD}	1			μΑ
I _{IH}	High level Input current	V _{SDI,SCK,PWMCLK} = 0.7 V _{DD}			10	μΑ
V _{IL}	Input low voltage				0.3V _{DD}	٧
V _{IH}	Input high voltage		0.7V _{DD}			٧
SDO pin	(-40 °C < T _j < 85 °C)					
V _{OL}	Output low voltage	I _{SDO} = 5 mA, CSN low, no fault condition			0.2V _{DD}	٧
V _{OH}	Output high voltage	I _{SDO} = -5 mA, CSN low, fault condition	0.8V _{DD}			٧
I _{LO}	Output leakage current	$V_{SDO} = 0 \text{ V or } V_{DD}$, CSN high	- 5		5	μΑ
CSN pin						
I _{IL_CSN}	Low level Input current	$V_{CSN} = 0.3 V_{DD}$	-10			μΑ
I _{IH_CSN}	High level Input current	$V_{CSN} = 0.7 V_{DD}$			-1	μΑ
V _{IL_CSN}	Output low voltage				0.3V _{DD}	V
V _{IH_CSN}	Output high voltage		0.7V _{DD}			V

Table 43. AC characteristics (SDI, SCK, CSN, SDO, PWMCLK pins)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
C _{OUT}	Output capacitance (SDO)	V _{OUT} = 0 V to 5 V	_	_	10	pF
	Input capacitance (SDI)	V _{IN} = 0 V to 5 V	_	_	10	pF
C _{IN}	Input capacitance (other pins)	V _{IN} = 0 V to 5 V	_	_	10	pF

Table 44. Dynamic characteristics

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
f _C	Clock frequency	Duty cycle = 50 %	0		4	MHz
f _{pwm}	PWM clock frequency	See ⁽¹⁾	20		200	kHz
t _{WHCH}	CSN monitoring timeout		30		70	ms
t _{SLCH}	CSN low setup time		120			ns
t _{SHCH}	CSN high setup time		200			ns
t _{DVCH}	Data in setup time		20			ns
t _{CHDX}	Data in hold time		30			ns
t _{CH}	Clock high time		115			ns
t _{CL}	Clock low time		115			ns
t _{CLQV}	Clock low to output valid	C _{OUT} = 1 nF		150		ns
t _{QLQH}	Output rise time	C _{OUT} = 1 nF		110		ns
t _{QHQL}	Output fall time	C _{OUT} = 1 nF		110		ns
t _{WU}	Rising edge of V _{DD} to first allowed communication		3		23	μs
t _{stdby_out}	Minimum time during which CSN must be toggled low to go out of STDBY mode		20	55	100	μs
t _{blanking}	Blanking time of the power limitation protection		7.5		18	ms

Output PWM frequency is 1/512 * f_{pwm} in BULB mode and 1/256 * f_{pwm} in LED mode. If f_{pwm} is below minimum frequency, device falls back to an internal 83 kHz (typical) oscillator (160 Hz output PWM frequency in BULB mode and 320 Hz in LED mode)

Table 45. CS_sync pin

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CS_syncl}	Output low level Voltage	I _{CS_sync} = 1 mA, all channels OFF		_	0.2V _{DD}	V
V _{CS_synch}	Output high level voltage	I _{CS_sync} = -1 mA OUT0 ON, CSMUXCR="01"	0.8V _{DD}			V

8 V < V_{CC} < 24 V; –40 °C < T $_{\rm j}$ < 150 °C, unless otherwise specified.

Table 46. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		5	13	28	V
V _{USD}	Undervoltage shutdown			4	5	V
V _{USDhyst}	Under voltage shutdown hysteresis			0.25		٧
V _{clamp}	V _{CC} clamp voltage	I _{CC} = 20 mA; I _{OUT0,1,2,3} = 0 A	41	46	52	V
V _{clamp2}	Reverse V _{CC} clamp voltage	I _{CC} = -20 mA; I _{OUT0,1,2,3} = 0 A	-52	-46	-41	٧
		OFF-state; $V_{CC} = 13 \text{ V}$; $T_j = 25 \text{ °C}$; $V_{DD} = 0 \text{ V}$		3	5	μΑ
I _S	Supply current	OFF-state; V_{CC} = 13 V; T_j = 25 °C; V_{DD} = 5 V standby mode; Direct input low		5	10	μΑ
		ON-state (all channels ON); V _{CC} = 13 V; V _{DD} = 5 V; I _{OUT} = 0 A		8.5	14	mA
1	OFF-state output	$V_{DD} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 25 ^{\circ}\text{C}$	0		3	μΑ
I _{L(off)}	current	$V_{DD} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 125 ^{\circ}\text{C}$	0		5	μΑ

Table 47. Logic inputs (IN_{0,1,2,3} pins)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IL0,1,2,3}	Input low level voltage				8.0	V
I _{IL0,1,2,3}	Low level input current	V _{DIN} = 0.9 V	1			μΑ
V _{IH0,1,2,3}	Input high level voltage		2			V
I _{IH0,1,2,3}	High level input current	V _{DIN} = 2.1 V			10	μΑ
V _{I(hyst)0,1,2,3}	Input hysteresis voltage		0.2			V
V	Input clamp voltage	I _{IN} = 1 mA	5.5		7.5	V
V _{ICL2,3}		$I_{IN} = -1 \text{ mA}$		-0.7		٧
I _{ILIN0,1}	Allowed input current for normal operation				1	mA
V	land de la marcha	I _{IN} = 15 mA	11		15	V
V _{ICL0,1}	Input clamp voltage	I _{IN} = -1 mA		-0.7		V

Table 48. Protection

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
ΔT _{PLIM} ⁽¹⁾	Junction-case temperature difference triggering power limitation protection	V _{CC} = 13 V		60		°C
ΔT_{PLIM} reset	Junction-case temperature difference resetting power limitation protection	V _{CC} = 13 V		35		°C
T _{TSD}	Shutdown temperature	V _{CC} = 13 V	150	175	200	°C
T _R	Reset temperature	V _{CC} = 13 V, latched off mode disabled	T _{RS} + 1	T _{RS} + 5		°C
T _{RS}	Thermal reset of OTFLTR fault detection	V _{CC} = 13 V, latched off mode disabled	135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} – T _R)	V _{CC} = 13 V, latched off mode disabled		10		°C
T _{CSD}	Case thermal detection pre-warning	V _{CC} = 13 V (see <i>Table 19</i>)	T _{CSD} nom –	T _{CSD} nom	T _{CSD} nom +10	°C
T _{CR}	Case thermal detection reset	V _{CC} = 13 V		T _{CSD} nom-10		°C
V _{OVL}	Over load detection output voltage threshold (set bit OVLSRX in OVLFLTR register)			V _{CC} – 1.5		٧

^{1.} $Z_{thj\text{-case}}xP = \Delta T_{PLIM}$, $Z_{th\text{-case}}$ is the thermal impedance, P is the Power.

Table 49. Open-load detection (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{OL}	Open-load OFF-state voltage detection threshold	V _{IN} = 0 V		V _{CC} – 1.5		٧
I _{PU}	Pull-up current generator for open-load at OFF-state detection	Pull-up current generator active, V _{out} = V _{CC} - 1.5 V	-1.3	-0.8	-0.3	mA
t _{DOLOFF}	Delay time after turn off to allow open-load OFF-state detection			1		ms

4.3.2 BULB mode

Table 50. BULB - power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
R _{ON_ch0,1}		$I_{OUT} = 3 \text{ A}; T_j = 25 \text{ °C}$	_	30		mΩ
	ON-state resistance	I _{OUT} = 3 A; T _j = 150 °C	_		60	mΩ
		$I_{OUT} = 3 \text{ A}; V_{CC} = 5 \text{ V}; T_j = 25 ^{\circ}\text{C}$	1		45	mΩ
R _{ON REV_ch0,1}	R _{DSON} in reverse battery condition	$V_{CC} = -13 \text{ V; } I_{OUT} = -3 \text{ A;}$ $T_j = 25 \text{ °C}$		30		mΩ
		$I_{OUT} = 6 \text{ A}; T_j = 25 ^{\circ}\text{C}$	1	10		mΩ
R _{ON_ch2,3}	ON-state resistance	I _{OUT} = 6 A; T _j = 150 °C			20	$m\Omega$
		$I_{OUT} = 6 \text{ A}; V_{CC} = 5 \text{ V}; T_j = 25 \text{ °C}$	1		15	mΩ
R _{ON REV_ch2,3}	R _{DSON} in reverse battery condition	$V_{CC} = -13 \text{ V; } I_{OUT} = -6 \text{ A;}$ $T_j = 25 \text{ °C}$		10		mΩ

Table 51. BULB - switching ($V_{CC} = 13 \text{ V channel } 0,1,2,3$)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
+	Turn-on delay time Ch _{0,1}	from 50% CSN to 10% $V_{OUT}^{(1)}$ R _L = 4.3 Ω	_	90	_	μs
t _{don}	Turn-on delay time Ch _{2,3}	from 50% CSN to 10% $V_{OUT}^{(1)}$ R _L = 2.2 Ω	_	45	_	μs
+	Turn-off delay time Ch _{0,1}	from 50% CSN to 90% $V_{OUT}^{(1)}$ R _L = 4.3 Ω	_	90	_	μs
t _{doff}	Turn-off delay time Ch _{2,3}	from 50% CSN to 90% $V_{OUT}^{(1)}$ R _L = 2.2 Ω	_	70	_	μs
	Turn-off turn-on time Ch _{0,1}	from 50% CSN to 50% V _{OUT} R _L = 4.3 Ω	_	10	_	μs
t _{skew}	Turn-off turn-on time Ch _{2,3}	from 50% CSN to 50% V_{OUT} R _L = 2.2 Ω	_	25	_	μs
(4)/ (4+)	Turn-on voltage slope Ch _{0,1}	from V_{OUT} = 1.3 V to 10.4 $V^{(1)}$ R _L = 4.3 Ω	_	0.3	_	V/µs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope Ch _{2,3}	from $V_{OUT} = 1.3 \text{ V to } 10.4 \text{ V}^{(1)}$ R _L =2.2 Ω	_	0.4	_	V/µs
(d)/ (dt)	Turn-off voltage slope Ch _{0,1}	from V_{OUT} = 11.7 V to 1.3 $V^{(1)}$ R_L = 4.3 Ω	_	0.2	_	V/µs
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope Ch _{2,3}	from V_{OUT} = 11.7 V to 1.3 $V^{(1)}$ R _L = 2.2 Ω	_	0.2	_	V/µs
\\\.	Switching losses energy at turn-on Ch _{0,1}	$R_L = 4.3 \Omega$	_	0.28	_	mJ
W _{ON}	Switching losses energy at turn-on Ch _{2,3}	$R_L = 2.2 \Omega$	_	0.56	_	mJ

Table 51. BULB - switching (V_{CC} = 13 V channel 0,1,2,3) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
W _{OFF}	Switching losses energy at turn-off Ch _{0,1}	$R_L = 4.3 \Omega$	_	0.33	_	mJ
	Switching losses energy at turn-off Ch _{2,3}	$R_L = 2.2 \Omega$		0.63	_	mJ

^{1.} See Figure 22: Switching characteristics.

Table 52. BULB - open-load detection (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{OL}	Open-load ON-state detection threshold	V _{IN} = 5 V	30 % I _{OL} nom	I _{OL} ⁽¹⁾ nom	170 % I _{OL} nom	mA

^{1.} See Table 7: Nominal open-load thresholds.

Table 53. BULB - protection and diagnosis

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH ch0,1}	Short circuit current	$V_{CC} = 13 \text{ V}, V_{DD} = 0 \text{ V}, V_{IN0,1} = 5 \text{ V}$	25	35	55	Α
		5 V < V _{CC} < 18 V			55	Α
I _{limL_ch0,1}	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V}, V_{DD} = 0 \text{ V}, V_{IN0,1} = 5 \text{ V}, T_R < T_j < T_{TSD}$		11.5		Α
I _{limH_ch2,3}	Short circuit current	$V_{CC} = 13 \text{ V}, V_{DD} = 0 \text{ V}, V_{IN2,3} = 5 \text{ V}$	55	80	120	Α
		5 V < V _{CC} < 18 V			120	Α
I _{limL_ch2,3}	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V}, V_{DD} = 0 \text{ V}, V_{IN2,3} = 5 \text{ V}, T_R < T_j < T_{TSD}$		26.5		Α
V _{DEMAG}	Turn-off output voltage clamp	I _{OUT} = 2 A; V _{IN0,1} = 0 V; L = 6 mH; 25 °C < T _J < 150 °C	V _{CC} -40	V _{CC} -44	V _{CC} -48	V
V _{ON}	Output voltage drop limitation	$Ch_{0,1} I_{OUT} = 0.15 A$ $Ch_{2,3} I_{OUT} = 0.5 A$ $T_j = -40 °C to +150 °C$		25		mV

Table 54. BULB - current sense (8 V < V_{CC} < 18 V, channel 0,1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K ₀	I _{OUT} /I _{SENSE}	I_{OUT} = 0.075 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	810 1090	2180	3470 3280	
dK ₀ /K ₀	Current sense ratio drift	I_{OUT} = 0.075 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C to +150 °C	-30		30	%

4

Table 54. BULB - current sense (8 V < V_{CC} < 18 V, channel 0,1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K ₁	lout/I _{SENSE}	I_{OUT} = 0.6 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	1540 1550	2080	2630 2610	
dK ₁ /K ₁	Current sense ratio drift	I_{OUT} = 0.6 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C to +150 °C	-15		15	%
К ₂	lout/I _{SENSE}	I_{OUT} = 3 A; V_{SENSE} = 4 V; Logic [1] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	4500 4710	5360	6230 6020	
dK ₂ /K ₂	Current sense ratio drift	$I_{OUT} = 3 \text{ A}$; $V_{SENSE} = 4 \text{ V}$; Logic [1] on bit bx in CSRATCR $T_j = -40 ^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$	-10		+10	%
К ₃	IOUT/ISENSE	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ $Logic [1] \text{ on bit bx in CSRATCR}$ $T_j = -40 ^{\circ}\text{C}$ $T_j = 25 ^{\circ}\text{C to } 150 ^{\circ}\text{C}$	4800 4940	5340	5880 5750	
dK ₃ /K ₃	Current sense ratio drift	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ Logic [1] on bit bx in CSRATCR $T_j = -40 \text{ °C to } +150 \text{ °C}$	-6		+6	%
I _{SENSE0}	Analog sense current	$I_{OUT} = 0$ A; $V_{SENSE} = 0$ V; Channel at OFF-state; $T_j = -40$ °C to +150 °C	0		1	μΑ
	dirent	Channel at ON-state; $T_j = -40$ °C to +150 °C	0		2	μΑ
t _{DSENSE1H}	Delay response time from rising edge of CS pin (turn-on of the channel)	V _{SENSE} < 4 V, R _{SENSE} = 2 KΩ I _{SENSE} = 90% of I _{SENSE max} (see <i>Figure 21</i>)		70	250	μs
t _{DSENSE1L}	Delay response time from rising edge of CS pin (turn-off of the channel)	V _{SENSE} < 4 V, R _{SENSE} = 2 KΩ I _{SENSE} = 10 % of I _{SENSE} max (see <i>Figure 21</i>)		5	20	μs

Table 55. BULB - current sense (8 V < V_{CC} < 18 V, channel 2,3)

Symbol Parameter		Test conditions	Min.	Тур.	Max.	Unit
К ₀	I _{OUT} /I _{SENSE}	I_{OUT} = 0.2 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	2020 2300	5620	8650 8650	
dK ₀ /K ₀	Current sense ratio drift	I_{OUT} = 0.2 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C to +150 °C	-30		+30	%
К ₁	I _{OUT} /I _{SENSE}	I_{OUT} = 1.2 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	3870 4000	5800	7500 7500	
dK ₁ /K ₁	Current sense ratio drift	I_{OUT} = 1.2 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C to +150 °C	-15		15	%
K ₂	I _{OUT} /I _{SENSE}	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ Logic [1] on bit bx in CSRATCR $T_j = -40 ^{\circ}\text{C}$ $T_j = 25 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$	12140 12810	15250	18610 17700	
dK ₂ /K ₂	Current sense ratio drift	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ Logic [1] on bit bx in CSRATCR $T_j = -40 ^{\circ}\text{C}$ to +150 $^{\circ}\text{C}$	-10		+10	%
К ₃	I _{OUT} /I _{SENSE}	I_{OUT} = 12 A; V_{SENSE} = 4 V; Logic [1] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	13290 13660	15100	16920 16540	
dK ₃ /K ₃	Current sense ratio drift	I_{OUT} = 12 A; V_{SENSE} = 4 V; Logic [1] on bit bx in CSRATCR T_j = -40 °C to 150 °C	-6		+6	%
I _{SENSE0}	Analog sense current	$I_{OUT} = 0$ A; $V_{SENSE} = 0$ V; Channel at OFF-state; $T_j = -40$ °C to +150 °C	0		1	μΑ
	ourion	Channel at ON-state; T _j = -40 °C to +150 °C	0		2	μΑ
t _{DSENSE1H}	Delay response time from rising edge of CS pin (turn-on of the channel)	V _{SENSE} < 4 V, R _{SENSE} = 2 KΩ I _{SENSE} = 90 % of I _{SENSE} max (see <i>Figure 21</i>)		70	250	μs
t _{DSENSE1L}	Delay response time from rising edge of CS pin (turn-off of the channel)	V _{SENSE} < 4 V, R _{SENSE} = 2 KΩ I _{SENSE} = 10 % of I _{SENSE} max (see <i>Figure 21</i>)		5	20	μs

577

4.3.3 **LED mode (Channel 0, 1)**

8 V < V_{CC} < 24 V; –40 °C < T $_{j}$ < 150 °C, unless otherwise specified.

Table 56. LED - power section

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
		$I_{OUT} = 1.3 \text{ A}; T_j = 25 \text{ °C}$	_	90		mΩ
R _{ON} Ch _{0,1}	ON-state resistance	I _{OUT} = 1.3 A; T _j = 150 °C	_		180	mΩ
		$I_{OUT} = 1.3 \text{ A}; V_{CC} = 5 \text{ V}; T_j = 25 ^{\circ}\text{C}$	_		135	mΩ

Table 57. LED - switching (V_{CC} = 13 V channel 0,1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{don}	Turn-on delay time	from 50 % CSN to 10 % $V_{OUT}^{(1)}$ $R_L = 13 \ \Omega$	_	60	_	μs
t _{doff}	Turn-off delay time	from 50 % CSN to 90 % $V_{OUT}^{(1)}$ R _L = 13 Ω	_	40	_	μs
t _{skew}	Turn-off, turn-on time	from 50 % CSN to 50 % V_{OUT} R _L = 13 Ω	_	20	_	μs
(dV _{OUT} /dt) _{on}	Turn-on voltage slope	from V_{OUT} = 11.3 V to 10.4 $V^{(1)}$ R _L = 13 Ω	_	0.46	_	V/µs
(dV _{OUT} /dt) _{off}	Turn-off voltage slope	from V_{OUT} = 11.7 V to 1.3 $V^{(1)}$ R _L = 13 Ω	_	0.55		V/µs
W _{ON}	Switching losses energy at turn-on	$R_L = 13 \Omega$		0.07		mJ
W _{OFF}	Switching losses energy at turn-off	$R_L = 13 \Omega$	_	0.05	_	mJ

^{1.} see Figure 22: Switching characteristics

Table 58. LED - open-load detection (8 V < V_{CC} < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{OL}	Open-load ON-state detection threshold	V _{IN} = 5 V	30 % I _{OL} nom	l _{OL} ⁽¹⁾ nom	170 % I _{OL} nom	mA

^{1.} See Table 7: Nominal open-load thresholds

Table 59. LED - protection and diagnosis

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limH ch0,1}	Short circuit current	V _{CC} = 13 V, V _{DD} =0 V, V _{IN0,1} = 5 V	7	12	18	Α
		5 V < V _{CC} < 18 V			18	Α

Table 59. LED - protection and diagnosis (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{limL_ch0,1}	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V}, V_{DD} = 0 \text{ V}, V_{IN0,1} = 5 \text{ V}, T_R < T_j < T_{TSD}$		4		Α
V _{ON}	Output voltage drop limitation	$Ch_{0,1} I_{OUT} = 0.05 A$ $T_j = -40 °C to +150 °C$		25		mV

Table 60. LED - current sense (8 V < V_{CC} < 18 V, channel 0,1)

Symbol	Parameter	Test conditions		Тур.	Max.	Unit
К ₀	l _{OUT} /I _{SENSE}	I_{OUT} = 0.025 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	290 340	680	1030 1030	
dK ₀ /K ₀	Current sense ratio drift	I_{OUT} = 0.025 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C to +150 °C	-30		30	%
К ₁	I _{OUT} /I _{SENSE}	I_{OUT} = 0.2 A; V_{SENSE} = 0.5 V; Logic [0] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	500 510	700	900 890	
dK ₁ /K ₁	Current sense ratio drift	I_{OUT} =0.2A; V_{SENSE} =0.5V; Logic [0] on bit bx in CSRATCR T_j = -40 °C to +150 °C	-15		15	%
К ₂	I _{OUT} /I _{SENSE}	$I_{OUT} = 1 \text{ A } V_{SENSE} = 4 \text{ V};$ Logic [1] on bit bx in CSRATCR $T_j = -40 ^{\circ}\text{C}$ $T_j = 25 ^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$	1640 1680	1900	2180 2100	
dK ₂ /K ₂	Current sense ratio drift	$I_{OUT} = 1$ A; $V_{SENSE} = 4$ V; Logic [1] on bit bx in CSRATCR $T_j = -40$ °C to +150 °C	-10		+10	%
К ₃	I _{OUT} /I _{SENSE}	I_{OUT} = 2 A; V_{SENSE} = 4 V; Logic [1] on bit bx in CSRATCR T_j = -40 °C T_j = 25 °C to 150 °C	1730 1760	1890	2070 2010	
dK ₃ /K ₃	Current sense ratio drift	o $I_{OUT} = 2 \text{ A}; V_{SENSE} = 4 \text{ V};$ Logic [1] on bit bx in CSRATCR $T_j = -40 \text{ °C to } +150 \text{ °C}$			+6	%
I _{SENSE0}	Analog sense current	$I_{OUT} = 0$ A; $V_{SENSE} = 0$ V; Channel at OFF-state; $T_j = -40$ °C to +150 °C	0		1	μА
	Current	Channel at ON-state; T _j = -40 °C to +150 °C	0		2	μА

577

Table 60. LED - current sense (8 V < V_{CC} < 18 V, channel 0,1)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{DSENSE1H}	Delay response time from rising edge of CS pin (turn-on of the channel)	V _{SENSE} < 4 V, R _{SENSE} = 2 KΩ I _{SENSE} = 90 % of I _{SENSE} max (see <i>Figure 21</i>)		50	180	μs
t _{DSENSE1L}	Delay response time from rising edge of CS pin (turn-off of the channel)	$V_{SENSE} < 4 \text{ V}, R_{SENSE} = 2 \text{ K}\Omega$ $I_{SENSE} = 10 \% \text{ of } I_{SENSE \text{ max}}$ (see Figure 21)		5	20	μs

Figure 21. Current sense delay characteristics




Figure 22. Switching characteristics




Table 61.	Electrical transient requirements (part 1)
-----------	-------------------------------------	--------	---

ISO 7637-2:	Test le	evels ⁽¹⁾	Number of	Burst cv	cle/pulse	Delays and
2004(E) Test Pulse	III	IV	pulses or test times		on time	impedance
1	-75 V	-100 V	5000 pulses	0.5 s	5 s	2 ms, 10 Ω
2a	+37 V	+50 V	5000 pulses	0.2 s	5 s	50 μs, 2 Ω
3a	-100 V	-150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
3b	+75 V	+100 V	1h	90 ms	100 ms	0.1 μs, 50 Ω
4	-6 V	-7 V	1 pulse			100 ms, 0.01 Ω
5b ⁽²⁾	+65 V	+87 V	1 pulse			400 ms, 2 Ω

^{1.} The above test levels must be considered referred to V_{CC} = 13.5V except for pulse 5b.

Table 62. Electrical transient requirements (part 2)

ISO 7637-2: 2004(E)	Test level r	esults ^{(1) (2)}
test pulse	III	IV
1	С	С
2a	С	С
3a	С	С
3b	С	С
4	С	С
5b ⁽³⁾	С	С

^{1.} The above test levels must be considered referred to V_{CC} = 13.5 V except for pulse 5b.

Table 63. Electrical transient requirements (part 3)

Class	Contents
С	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

^{2.} Valid in case of external load dump clamp: 40V maximum referred to ground.

^{2.} The above test levels are withstood with at least one output connected to its nominal resistive load.

^{3.} Valid in case of external load dump clamp: 40V maximum referred to ground.






Figure 23. Application schematic (simplified)

Figure 24. Typical application



4.4 Maximum demagnetization energy (V_{CC} = 13.5 V)





^{1.} Values are generated with $R_L = 0~\Omega$. In case of repetitive pulses, T_{istart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.




Figure 26. Maximum turn off current versus inductance (channel 2, 3)


577

^{1.} Values are generated with R_L = 0 Ω . In case of repetitive pulses, T_{jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

5 Package and PCB thermal data

5.1 PowerSSO-36 thermal data

Figure 27. PowerSSO-36 PC board



Note:

Board finish thickness 1.6 mm +/- 10%; Board double layer and four layers; Board dimension 129x60; Board Material FR4; Cu thickness 0.070 mm (outer layers); Cu thickness 0.035 mm (inner layers); Thermal vias separation 1.2 mm; Thermal via diameter 0.3 mm +/- 0.08 mm; Cu thickness on vias 0.025 mm; Footprint dimension 4.1 mm x 6.5 mm

RTHj_amb(°C/W) 60 -Ch 0 - 1 (30mohm) -Ch 2 - 3 (10mohm) 55 50 45 40 35 30 2 6 8 10 0 4 PCB Cu heatsink area (cm^2) $R_{THj_amb~on}$ 4Layer PCB: Ch 0-1 (30 m $\Omega) \rightarrow$ 22.3 °C/W Ch 2-3 (10 m Ω) \rightarrow 21.4 °C/W

Figure 28. $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel ON)

Z_{TH} (°C/W) $10m\Omega$ Channel 100 ||||1111 10 1 Cu=8 cm2 Cu=2 cm2 Cu=foot print 4Layer 0.1 0.1_ Time (s) 1 0.0001 0.001 0.01 10 100 1000 Z_{TH} (°C/W) 30mΩ Channel 100 10 1 Cu=8 cm2 Cu=2 cm2 Cu=foot print 4Layer 0.1 0.1 1 Time (s) 0.0001 0.001 0.01 10 100 1000

Figure 29. PowerSSO-36 Thermal impedance junction ambient single pulse (one channel ON)

66/73 Doc ID 022315 Rev. 2




Figure 30. Thermal fitting model of a double channel HSD in PowerSSO-36

Equation 1: pulse calculation formula

$$\begin{aligned} & \textbf{Z}_{TH\delta} = \textbf{R}_{TH} \cdot \delta + \textbf{Z}_{THtp} (1 - \delta) \\ & \text{where} & \delta = t_p / T \end{aligned}$$

Table 64. Thermal parameter

Area/island (cm ²)	Footprint	2	8	4L
R1 = R7 (°C/W)	0.5			
R2 = R8 (°C/W)	0.8			
R3 (°C/W)	3			
R4 (°C/W)	8			
R5 (°C/W)	18	10	10	3
R6 (°C/W)	27	23	14	7
R9 = R11 (°C/W)	0.1			
R10 = R12 (°C/W)	0.3			
C1 = C7 (W.s/°C)	0.001			
C2 = C8 (W.s/°C)	0.003			
C3 (W.s/°C)	0.04			
C4 (W.s/°C)	0.5			
C5 (W.s/°C)	1	2	2	4
C6 (W.s/°C)	3	6	9	15
C9 = C11 (W.s/°C)	0.0025			
C10 = C12 (W.s/°C)	0.005			

Package information VNQ6004SA-E

6 Package information


6.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com.

ECOPACK® is an ST trademark.

6.2 PowerSSO-36 mechanical data

Figure 31. PowerSSO-36 package dimensions



VNQ6004SA-E Package information

Table 65. PowerSSO-36 mechanical data

O mark at	millimeters			
Symbol	Min	Тур	Мах	
А	2.15	_	2.45	
A2	2.15	_	2.35	
a1	0	_	0.1	
b	0.18	_	0.36	
С	0.23	_	0.32	
D	10.10	_	10.50	
E	7.4	_	7.6	
е	_	0.5	_	
e3	_	8.5	_	
F	_	2.3	_	
G	_	_	0.1	
Н	10.1	_	10.5	
h	_	_	0.4	
k	0°	_	8°	
L	0.55	_	0.85	
M	_	4.3	_	
N	_	-	10°	
0	_	1.2	_	
Q	_	0.8	_	
S	_	2.9	_	
Т	_	3.65	_	
U	_	1.0	_	
X ⁽¹⁾	4.3	_	5.2	
Y ⁽¹⁾	6.9	_	7.5	

^{1.} Corresponding to internal variation C.

Package information VNQ6004SA-E

6.3 Packing information

Figure 32. PowerSSO-36 tube shipment (no suffix)





Figure 33. PowerSSO-36 tape and reel shipment (suffix "TR")



VNQ6004SA-E Order codes

7 Order codes

Table 66. Device summary

Package	Order codes		
Fackage	Tube	Tape and reel	
PSSO36	VNQ6004SA-E	VNQ6004SATR-E	

Revision history VNQ6004SA-E

8 Revision history

Table 67. Document revision history

Date	Revision	Changes
04-Oct-2011	1	Initial release
05-Oct-2012	2	Changed document status from preliminary data to datasheet. Table 44: Dynamic characteristics: - t _{SLCH} , t _{SHCH} , t _{DVCH} , t _{CHDX} , t _{CH} , t _{CL} : updated test conditions. Updated Figure 25: Maximum turn off current versus inductance (channel 0, 1) and Figure 31: PowerSSO-36 package dimensions

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

