


#### **Features**

- 650 V enhancement mode power switch
- Bottom-side cooled configuration
- $R_{DS(on)} = 50 \text{ m}\Omega$
- I<sub>DS(max)</sub> = 30 A
- Ultra-low FOM Island Technology® die
- Low inductance GaNPX® package
- Easy gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- Very high switching frequency (> 100 MHz)
- Fast and controllable fall and rise times
- Reverse current capability
- Zero reverse recovery loss
- Small 10.0 x 8.7 mm<sup>2</sup> PCB footprint
- Source Sense (SS) pin for optimized gate drive
- RoHS 6 compliant





The thermal pad must be connected to Source, S (pad 4), for best performance

#### **Applications**

- High efficiency power conversion
- High density power conversion
- AC-DC Converters
- Bridgeless Totem Pole PFC
- ZVS Phase Shifted Full Bridge
- Half Bridge topologies
- Synchronous Buck or Boost
- Uninterruptable Power Supplies
- Industrial Motor Drives
- Single and 3Φ inverter legs
- Solar and Wind Power
- Fast Battery Charging
- Class D Audio amplifiers
- 400 V input DC-DC converters
- On Board Battery Chargers
- Traction Drive

#### Description

The GS66508P is an enhancement mode GaN-on-silicon power transistor. The properties of GaN allow for high current, high voltage breakdown and high switching frequency. GaN Systems implements patented **Island Technology®** cell layout for high-current die performance & yield. **GaNPx®** packaging enables low inductance & low thermal resistance in a small package. The GS66508P is a bottom-side cooled transistor that offers very low junction-to-case thermal resistance for demanding high power applications. These features combine to provide very high efficiency power switching.



### Absolute Maximum Ratings (T<sub>case</sub> = 25 °C except as noted)

Parameter	Symbol	Value	Unit
Operating Junction Temperature	T,	-55 to +150	°C
Storage Temperature Range	Ts	-55 to +150	°C
Drain-to-Source Voltage	$V_{DS}$	650	V
Drain-to-Source Voltage - transient (note 1)	$V_{DS(transient)}$	750	V
Gate-to-Source Voltage	$V_{GS}$	-10 to +7	V
Gate-to-Source Voltage - transient (note 1)	$V_{GS(transient)}$	-20 to +10	V
Continuous Drain Current (T <sub>case</sub> = 25 °C) (note 2)	I <sub>DS</sub>	30	А
Continuous Drain Current (T <sub>case</sub> = 100 °C) (note 2)	I <sub>DS</sub>	25	А

<sup>(1)</sup> Pulse  $\leq$  1  $\mu$ s

# Thermal Characteristics (Typical values unless otherwise noted)

Parameter	Symbol	Value	Units
Thermal Resistance (junction-to-case) – bottom side	$R_{\Theta JC}$	0.5	°C /W
Thermal Resistance (junction-to-top)	R <sub>⊝JT</sub>	7.0	°C /W
Thermal Resistance (junction-to-ambient) (note 3)	$R_{\Theta JA}$	24	°C /W
Maximum Soldering Temperature (MSL3 rated)	$T_{SOLD}$	260	°C

<sup>(3)</sup> Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad are 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm<sup>2</sup> each. The PCB is mounted in horizontal position without air stream cooling.

### **Ordering Information**

Ordering code	Package type	Packing method	Qty	Reel Diameter	Reel Width
GS66508P-TR	GaN <i>PX</i> ® Bottom-Side Cooled	Tape-and-Reel	2000	13" (330mm)	24mm
GS66508P-MR	GaN <i>PX</i> ® Bottom-Side Cooled	Mini-Reel	250	7" (180mm)	24mm

<sup>(2)</sup> Limited by saturation



### Electrical Characteristics (Typical values at $T_J = 25$ °C, $V_{GS} = 6$ V unless otherwise noted)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Drain-to-Source Blocking Voltage	BV <sub>DS</sub>	650			V	$V_{GS} = 0 \text{ V}, I_{DSS} = 50 \mu\text{A}$	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>		50	63	mΩ	$V_{GS} = 6 \text{ V}, T_J = 25 \text{ °C}$ $I_{DS} = 9 \text{ A}$	
Drain-to-Source On Resistance	R <sub>DS(on)</sub>		129		mΩ	$V_{GS} = 6 \text{ V}, T_J = 150 \text{ °C}$ $I_{DS} = 9 \text{ A}$	
Gate-to-Source Threshold	$V_{GS(th)}$	1.1	1.7	2.6	٧	$V_{DS} = V_{GS}$ , $I_{DS} = 7 \text{ mA}$	
Gate-to-Source Current	I <sub>GS</sub>		160		μΑ	$V_{GS} = 6 \text{ V}, V_{DS} = 0 \text{ V}$	
Reverse Gate Leakage Current	I <sub>RGL</sub>		10		nA	$V_{GS} = -10 \text{ V}, V_{DS} = 0 \text{ V}$	
Gate Plateau Voltage	$V_{plat}$		3		V	$V_{DS} = 400 \text{ V}, I_{DS} = 30 \text{ A}$	
Drain-to-Source Leakage Current	I <sub>DSS</sub>		2	50	μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 25 \text{ °C}$	
Drain-to-Source Leakage Current	I <sub>DSS</sub>		400		μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 150 \text{ °C}$	
Internal Gate Resistance	R <sub>G</sub>		1.3		Ω	f = 25 MHz, open drain	
Input Capacitance	C <sub>ISS</sub>		260		pF	V <sub>DS</sub> = 400 V	
Output Capacitance	Coss		65		pF	$V_{GS} = 0 V$	
Reverse Transfer Capacitance	C <sub>RSS</sub>		2		pF	f = 1 MHz	
Effective Output Capacitance, Energy Related (Note 4)	C <sub>O(ER)</sub>		88		рF	$V_{GS} = 0 \text{ V}$	
Effective Output Capacitance, Time Related (Note 5)	C <sub>O(TR)</sub>		142		рF	$V_{DS} = 0$ to 400 V	
Total Gate Charge	Q <sub>G</sub>		5.8		nC		
Gate-to-Source Charge	Q <sub>GS</sub>		2.2		nC	$V_{GS} = 0 \text{ to } 6 \text{ V},$ $V_{DS} = 400 \text{ V}$	
Gate-to-Drain Charge	$Q_{GD}$		1.8		nC		
Output Charge	Qoss		57		nC	$V_{GS} = 0 \text{ V}, V_{DS} = 400 \text{ V}$	
Reverse Recovery Charge	Q <sub>RR</sub>		0		nC		

<sup>(4)</sup>  $C_{O(ER)}$  is the fixed capacitance that would give the same stored energy as  $C_{OSS}$  while  $V_{DS}$  is rising from 0 V to the stated  $V_{DS}$ 

<sup>(5)</sup> C<sub>O(TR)</sub> is the fixed capacitance that would give the same charging time as C<sub>OSS</sub> while V<sub>DS</sub> is rising from 0 V to the stated V<sub>DS</sub>.



### Electrical Characteristics continued (Typical values at T<sub>J</sub> = 25 °C, V<sub>GS</sub> = 6 V unless otherwise noted)


Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Turn-On Delay	t <sub>D(on)</sub>		4.1		ns	
Rise Time	t <sub>R</sub>		3.7		ns	$V_{DD} = 400 \text{ V}, V_{GS} = 0.6 \text{ V}$
Turn-Off Delay	t <sub>D(off)</sub>		8		ns	$I_{DS} = 16 \text{ A, } R_{G(ext)} = 5 \Omega$ $T_J = 25 \text{ °C (note 5)}$
Fall Time	t <sub>F</sub>		5.2		ns	
Turn-On Delay	t <sub>D(on)</sub>		4.3		ns	
Rise Time	t <sub>R</sub>		4.9		ns	$V_{DD} = 400 \text{ V}, V_{GS} = 0\text{-}6 \text{ V}$ $I_{DS} = 16 \text{ A}, R_{G(ext)} = 5 \Omega$ $T_J = 125 \text{ °C (note 6)}$
Turn-Off Delay	t <sub>D(off)</sub>		8.2		ns	
Fall Time	t <sub>F</sub>		3.4		ns	
Output Capacitance Stored Energy	E <sub>oss</sub>		7		μЈ	$V_{DS} = 400 \text{ V},$ $V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$
Switching Energy during turn-on	E <sub>on</sub>		47.5		μЈ	$V_{DS} = 400 \text{ V}, I_{DS} = 15 \text{ A}$ $V_{GS} = 0 - 6 \text{ V}, R_{G(on)} = 10 \Omega$
Switching Energy during turn-off	E <sub>off</sub>		7.5		μЈ	$R_{G(off)} = 1 \Omega$ , L = 40 $\mu$ H L <sub>P</sub> = 10 nH (notes 7, 8)


<sup>(6)</sup> See Figure 12 for timing test circuit diagram and definition waveforms

<sup>(7)</sup>  $L_P = parasitic inductance$ 


<sup>(8)</sup> See Figure 13 for switching test circuit
































### **Test Circuits**




Figure 15: GS66508P switching time test circuit and waveforms




Figure 16: GS66508P Switching Loss Test Circuit



### **Application Information**

#### **Gate Drive**

The recommended gate drive voltage is 0 V to + 6 V for optimal  $R_{DS(on)}$  performance and long life. The absolute maximum gate to source voltage rating is specified to be +7.0 V maximum DC. The gate drive can survive transients up to +10 V and -20 V for pulses up to 1  $\mu$ s. These specifications allow designers to easily use 6.0 V or even 6.5 V gate drive settings. At 6 V gate drive voltage, the enhancement mode high electron mobility transistor (E-HEMT) is fully enhanced and reaches its optimal efficiency point. A 5 V gate drive can be used but may result in lower operating efficiency. Inherently, GaN Systems E-HEMT do not require negative gate bias to turn off. Negative gate bias ensures safe operation against the voltage spike on the gate, however it increases the reverse conduction loss. For more details, please refer to the gate driver application note "GN001 at www.gansystems.com.

Similar to a silicon MOSFET, an external gate resistor can be used to control the switching speed and slew rate. Adjusting the resistor to achieve the desired slew rate may be needed. Lower turn-off gate resistance,  $R_{G(OFF)}$  is recommended for better immunity to cross conduction. Please see the gate driver application note GN001 for more details.

A standard MOSFET driver can be used as long as it supports 6 V for gate drive and the UVLO is suitable for 6 V operation. Gate drivers with low impedance and high peak current are recommended for fast switching speed. GaN Systems E-HEMTs have significantly lower Q<sub>G</sub> when compared to equally sized R<sub>DS(on)</sub> MOSFETs, so high speed can be reached with smaller and lower cost gate drivers.

Many non-isolated half bridge MOSFET drivers are not compatible with 6 V gate drive for GaN enhancement mode HEMT due to their high under-voltage lockout threshold. Also, a simple bootstrap method for high side gate drive will not be able to provide tight tolerance on the gate voltage. Therefore, special care should be taken when you select and use the half bridge drivers. Alternatively, isolated drivers can be used for a high side device. Please see the gate driver application note GN001 for more details.

#### **Parallel Operation**

Design wide tracks or polygons on the PCB to distribute the gate drive signals to multiple devices. Keep the drive loop length to each device as short and equal length as possible.

GaN enhancement mode HEMTs have a positive temperature coefficient on-state resistance which helps to balance the current. However, special care should be taken in the driver circuit and PCB layout since the device switches at very fast speed. It is recommended to have a symmetric PCB layout and equal gate drive loop length (star connection if possible) on all parallel devices to ensure balanced dynamic current sharing. Adding a small gate resistor (1-2  $\Omega$ ) on each gate is strongly recommended to minimize the gate parasitic oscillation.



#### **Source Sensing**

The GS66508P has a dedicated source sense pin. The GaNPX® packaging utilizes no wire bonds so the source connection is very low inductance. The dedicated source sense pin will further enhance performance by eliminating the common source inductance if a dedicated gate drive signal kelvin connection is created. This can be achieved connecting the gate drive signal from the driver to the gate pad on the GS66508P and returning from the source sense pad on the GS66508P to the driver ground reference.


#### **Thermal**

The substrate is internally connected to the thermal pad on the bottom-side of the GS66508P. The source pad must be electrically connected to the thermal pad for optimal performance. The transistor is designed to be cooled using the printed circuit board. The Drain pad is not as thermally conductive as the thermal pad. However, adding more copper under the Drain pad will improve thermal performance by reducing the package temperature.

#### **Thermal Modeling**

RC thermal models are available for customers that wish to perform detailed thermal simulation using SPICE. The thermal models are created using the Cauer model, an RC network model that reflects the real physical property and packaging structure of our devices. This approach allows our customers to extend the thermal model to their system by adding extra  $R_{\theta}$  and  $C_{\theta}$  to simulate the Thermal Interface Material (TIM) or Heatsink.

#### GS66508P RC thermal model:



#### RC breakdown of R<sub>⊖JC</sub>

R <sub>e</sub> (°C/W)	C <sub>θ</sub> (W⋅s/°C)
$R_{\theta 1} = 0.015$	$C_{\theta 1} = 8.0E-05$
$R_{\theta 2} = 0.23$	$C_{\theta 2} = 7.4E-04$
$R_{\theta 3} = 0.24$	$C_{\theta 3} = 6.5E-03$
$R_{\theta 4} = 0.015$	$C_{\theta 4} = 2.0E-03$

For more detail, please refer to Application Note GN007 "Modeling Thermal Behavior of GaN Systems' GaNPX™ Using RC Thermal SPICE Models" available at <a href="https://www.gansystems.com">www.gansystems.com</a>

#### **Reverse Conduction**

GaN Systems enhancement mode HEMTs do not need an intrinsic body diode and there is zero reverse recovery charge. The devices are naturally capable of reverse conduction and exhibit different characteristics depending

## GS66508P Bottom-side cooled 650 V E-mode GaN transistor Preliminary Datasheet

on the gate voltage. Anti-parallel diodes are not required for GaN Systems transistors as is the case for IGBTs to achieve reverse conduction performance.

On-state condition ( $V_{GS} = +6$  V): The reverse conduction characteristics of a GaN Systems enhancement mode HEMT in the on-state is similar to that of a silicon MOSFET, with the I-V curve symmetrical about the origin and it exhibits a channel resistance,  $R_{DS(on)}$ , similar to forward conduction operation.

Off-state condition ( $V_{GS} \le 0$  V): The reverse characteristics in the off-state are different from silicon MOSFETs as the GaN device has no body diode. In the reverse direction, the device starts to conduct when the gate voltage, with respect to the drain,  $V_{GD}$ , exceeds the gate threshold voltage. At this point the device exhibits a channel resistance. This condition can be modeled as a "body diode" with slightly higher  $V_F$  and no reverse recovery charge.

If negative gate voltage is used in the off-state, the source-drain voltage must be higher than  $V_{GS(th)}+V_{GS(off)}$  in order to turn the device on. Therefore, a negative gate voltage will add to the reverse voltage drop " $V_F$ " and hence increase the reverse conduction loss.

#### **Blocking Voltage**

The blocking voltage rating,  $BV_{DS}$ , is defined by the drain leakage current. The hard (unrecoverable) breakdown voltage is approximately 30 % higher than the rated  $BV_{DS}$ . As a general practice, the maximum drain voltage should be de-rated in a similar manner as IGBTs or silicon MOSFETs. All GaN E-HEMTs do not avalanche and thus do not have an avalanche breakdown rating. The maximum drain-to-source rating is 650 V and doesn't change with negative gate voltage. A transient drain-to-source voltage of 750 V for 1  $\mu$ s is acceptable.

#### **Packaging and Soldering**

The package material is high temperature epoxy-based PCB material which is similar to FR4 but has a higher temperature rating, thus allowing the GS66508P device to be specified to 150 °C. The device can handle at least 3 reflow cycles.

It is recommended to use the reflow profile in IPC/JEDEC J-STD-020 REV D.1 (March 2008)


The basic temperature profiles for Pb-free (Sn-Ag-Cu) assembly are:

- Preheat/Soak: 60 120 seconds. T<sub>min</sub> = 150 °C, T<sub>max</sub> = 200 °C.
- Reflow: Ramp up rate 3 °C/sec, max. Peak temperature is 260 °C and time within 5 °C of peak temperature is 30 seconds.
- Cool down: Ramp down rate 6 °C/sec max.

Using "Non-Clean" soldering paste and operating at high temperatures may cause a reactivation of the "Non-Clean" flux residues. In extreme conditions, unwanted conduction paths may be created. Therefore, when the product operates at greater than 100  $^{\circ}$ C it is recommended to also clean the "Non-Clean" paste residues.



### **Recommended PCB Footprint for GS66508P**



Pad sizes mm			Inc	hes
	X (width)	Y (height)	X (width)	Y (height)
Α	9.30	0.60	0.366	0.024
В	0.60	0.60	0.024	0.024
C	6.80	2.23	0.268	0.088

#### **Dimensions**

	mm	Inches
d	4.02	0.158
e	1.60	0.063
f	4.70	0.185
g	1.45	0.057
h	0.25	0.010

PCB pad opennings


Package outline

Thermal pad

NOTE: Thermal pad must be connected to Source (pad 4) for best performance




### **Package Dimensions**



Note: Inch measurements are approximate values


	mm	Inches	
Α	10.05	0.396	± 0.10 mm (0.004"
Α1	0.075	0.003	± 0.05 mm (0.002"
A2	0.425	0.017	± 0.05 mm (0.002"
А3	2.70	0.106	
A4	6.35	0.250	
В	8.68	0.342	± 0.10 mm (0.004"
B1	0.075	0.003	± 0.05 mm (0.002"
B2	3.77	0.148	
В3	0.70	0.028	
B4	2.06	0.081	
B5	2.70	0.106	
C	0.51	0.0201	± 0.05 mm (0.002"
C1	0.045	0.0018	
C2	0.45	0.0177	
C3	0.015	0.0006	
D1	9.20	0.362	
D2	0.50	0.020	
G1	0.50	0.020	
S1	9.20	0.362	
<b>S2</b>	0.50	0.020	
T1	6.70	0.264	
T2	2.13	0.084	

# GaNPX® Part Marking







### GS660508P GaNPX® Tape and Reel Information



#### Dimensions (mm) 13" reel (330 mm) 7" mini-reel (180 mm) Tolerance Nominal Tolerance Nominal Di 330.0 +/- 1.5 178.0 Wo 30.4 MAX 27.7 +/-1.0 24.4 + 2.0 / - 0.0 + 1.0 / - 0.0 Wi 25.0 100.0 +/- 1.5 60.0 + 1.0 / - 0.0 17.0 Ηh 17.2 +/- 0.2 +/- 0.5 2.0 Sw 2.2 +/- 0.2 +/- 0.5 13.0 + 0.5 / - 0.2 13.0 +/- 0.2



Note: Wo and Wi measured at hub




# Dimensions (mm)

	Nominal	Tolerance
Р1	16.00	+/- 0.1
W	24.00	+/- 0.3
Ko	0.84	+/- 0.1
Αo	9.23	+/- 0.1
Во	10.58	+/- 0.1
Sp	4.00	+/- 0.02
Sd	1.50	+ 0.1 / - 0.0
St	1.75	+/- 0.1
SA	11.5	+/- 0.1
SB	2.00	+/- 0.1



### **Tape and Reel Box Dimensions**



#### Outside dimensions (mm)

	7" mini-reel	13" tape-reel
W	197	342
L	204	355
Н	32	53

#### www.gansystems.com

### North America • Europe • Asia

Important Notice – Unless expressly approved in writing by an authorized representative of GaN Systems, GaN Systems components are not designed, authorized or warranted for use in lifesaving, life sustaining, military, aircraft, or space applications, nor in products or systems where failure or malfunction may result in personal injury, death, or property or environmental damage. The information given in this document shall not in any event be regarded as a guarantee of performance. GaN Systems hereby disclaims any or all warranties and liabilities of any kind, including but not limited to warranties of non-infringement of intellectual property rights. All other brand and product names are trademarks or registered trademarks of their respective owners. Information provided herein is intended as a guide only and is subject to change without notice. The information contained herein or any use of such information does not grant, explicitly, or implicitly, to any party any patent rights, licenses, or any other intellectual property rights. GaN Systems standard terms and conditions apply. All rights reserved.