

4-Mbit (512K words × 8-bit) Static RAM with Error-Correcting Code (ECC)

Features

- High speed
 - □ t_{AA} = 10 ns
- Embedded ECC for single-bit error correction^[1, 2]
- Low active and standby currents
 - □ Active current: I_{CC} = 38 mA typical
 - ☐ Standby current: I_{SB2} = 6 mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0-V data retention
- TTL-compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Pb-free 36-pin SOJ and 44-pin TSOP II packages

Functional Description

CY7C1049G and CY7C1049GE are high-performance CMOS fast static RAM devices with embedded ECC. Both devices are

offered in single and dual chip-enable options and in multiple pin configurations. The CY7C1049GE device includes an ERR pin that signals an error-detection and correction event during a read cycle.

Data writes are performed by asserting the Chip Enable (CE) and Write Enable (WE) inputs LOW, while providing the data on I/O_0 through I/O_7 and address on A_0 through A_{18} pins.

Data reads are performed by asserting the Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) inputs LOW and providing the required address on the address lines. Read data is accessible on the I/O lines $(I/O_0$ through I/O_7).

All I/Os (I/O $_0$ through I/O $_7$) are placed in a high-impedance state during the following events:

- The device is deselected (CE HIGH)
- The control signal OE is de-asserted

On the CY7C1049GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = HIGH)^[1]. See the Truth Table on page 14 for a complete description of read and write modes

The logic block diagram is on page 2.

Product Portfolio

						Power Dissipation			
Product ^[3]	Features and Options (see Pin Configurations on page 4)	Range	V _{CC} Range (V)	Speed (ns)	Operating I _{CC} , (mA)		Standby, I _{SB2}		
			(V)	10/15	f = 1	max	(IIIA)		
					Typ ^[4]	Max	Typ ^[4]	Max	
CY7C1049G(E)18	Single or Dual Chip Enables	Industrial	1.65 V-2.2 V	15	_	40	6	8	
CY7C1049G(E)30	Optional ERR pins		2.2 V-3.6 V	10	38	45			
CY7C1049G(E)			4.5 V–5.5 V	10	38	45			


Notes

- 1. This device does not support automatic write-back on error detection.
- 2. SER FIT Rate < 0.1 FIT/Mb. Refer AN88889 or details.
- 3. The ERR pin is available only for devices which have ERR option "E" in the ordering code. Refer Ordering Information on page 15 for details.
- 4. Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for a V_{CC} range of 1.65 V–2.2 V), V_{CC} = 3 V (for a V_{CC} range of 2.2 V–3.6 V), and V_{CC} = 5 V (for a V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.


Cypress Semiconductor Corporation
Document Number: 001-95412 Rev. *F



Logic Block Diagram - CY7C1049G



Logic Block Diagram - CY7C1049GE





Contents


Pin Configurations	4
Maximum Ratings	6
Operating Range	6
DC Electrical Characteristics	6
Capacitance	7
Thermal Resistance	7
AC Test Loads and Waveforms	7
Data Retention Characteristics	8
Data Retention Waveform	8
AC Switching Characteristics	9
Switching Waveforms	
Truth Table	
ERR Output - CY7C1049GE	14

Ordering information	10
Ordering Code Definitions	15
Package Diagrams	16
Acronyms	17
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	19



Pin Configurations

Figure 1. 36-pin SOJ pinout, Single Chip Enable without ERR - CY7C1049G [5]



Note

5. NC pins are not connected internally to the die.



Pin Configurations (continued)

Figure 2. 44-pin TSOP II pinout, Single Chip Enable without ERR - CY7C1049G [6]





Figure 3. 44-pin TSOP II pinout, Single Chip Enable with ERR - CY7C1049GE [6, 7]



Notes

- 6. NC pins are not connected internally to the die.
- 7. ERR is an output pin.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature-65 °C to +150 °C Ambient temperature Supply voltage

DC voltage applied to outputs

DC input voltage [8]	–0.5 V to V _{CC} + 0.5 V
Current into outputs (in LOW state)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range of -40 °C to 85 °C

D	Description		Total Consultations	10	ns / 15 i	าร	11!4
Parameter	Desc	ription	Test Conditions	Min	Typ ^[9]	Max	Unit
V _{OH}	Output HIGH	1.65 V to 2.2 V	V _{CC} = Min, I _{OH} = -0.1 mA	1.4	_	_	V
	voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} = -1.0 mA	2	-	_	
		2.7 V to 3.0 V	V _{CC} = Min, I _{OH} = -4.0 mA	2.2	-	_	
		3.0 V to 3.6 V	V _{CC} = Min, I _{OH} = –4.0 mA	2.4	-	_	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = –4.0 mA	2.4	-	_	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OH} = -0.1mA	$V_{CC} - 0.5^{[10]}$	-	_	
V _{OL}	Output LOW	1.65 V to 2.2 V	V _{CC} = Min, I _{OL} = 0.1 mA	_	-	0.2	V
	voltage	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 2 mA	_	_	0.4	
		2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 8 mA	-	-	0.4	
		4.5 V to 5.5 V	V _{CC} = Min, I _{OL} = 8 mA	_	_	0.4	
V _{IH}	V _{IH} Input HIGH voltage	1.65 V to 2.2 V	-	1.4	_	$V_{CC} + 0.2^{[8]}$	V
		2.2 V to 2.7 V	_	2	-	$V_{CC} + 0.3^{[8]}$	
		2.7 V to 3.6 V	-	2	_	$V_{CC} + 0.3^{[8]}$	
		4.5 V to 5.5 V	-	2	_	$V_{CC} + 0.5^{[8]}$	
V_{IL}	Input LOW	1.65 V to 2.2 V	_	$-0.2^{[8]}$	-	0.4	V
	voltage	2.2 V to 2.7 V	-	$-0.3^{[8]}$	_	0.6	
		2.7 V to 3.6 V	-	$-0.3^{[8]}$	_	0.8	
		4.5 V to 5.5 V	_	$-0.5^{[8]}$	-	0.8	
I _{IX}	Input leakage c	urrent	$GND \le V_{IN} \le V_{CC}$	-1	-	+1	μА
l _{OZ}	Output leakage	current	GND ≤ V _{OUT} ≤ V _{CC} , Output disabled	-1	-	+1	μА
I _{CC}	Operating supply current		$Max V_{CC}$, $I_{QUT} = 0 \text{ mA}$, $f = 100 \text{ MHz}$	-	38	45	mA
			CMOS levels f = 66.7 MHz	_	_	40	
I _{SB1}	Automatic CE power-down current – TTL inputs		$\begin{array}{l} \text{Max V}_{CC}, \overline{CE} \geq V_{IH}, \\ V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, f = f_{MAX} \end{array}$	_	_	15	mA
I _{SB2}	Automatic CE p	ower-down S inputs	Max V_{CC} , $\overline{CE} \ge V_{CC} - 0.2 \text{ V}$, $V_{IN} \ge V_{CC} - 0.2 \text{ V}$ or $V_{IN} \le 0.2 \text{ V}$, f = 0	_	6	8	mA

^{8.} $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.

^{9.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 1.8 V (for V_{CC} range of 1.65 V – 2.2 V), V_{CC} = 3 V (for V_{CC} range of 2.2V – 3.6 V), and V_{CC} = 5 V (for V_{CC} range of 4.5 V – 5.5 V), T_A = 25 °C.

^{10.} This parameter is guaranteed by design and not tested.



Capacitance


Parameter [11]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
C _{IN}	Input capacitance	T _A = 25 °C, f = 1 MHz,	10	10	pF
C _{OUT}	I/O capacitance	$V_{CC} = V_{CC(typ)}$	10	10	pF

Thermal Resistance

Parameter [11]	Description	Test Conditions	36-pin SOJ	44-pin TSOP II	Unit
- JA		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	59.52	68.85	°C/W
- 30	Thermal resistance (junction to case)		31.48	15.97	°C/W

AC Test Loads and Waveforms

Figure 4. AC Test Loads and Waveforms [12]



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V_{TH}	0.9	1.5	1.5	V
V_{HIGH}	1.8	3	3	V

Notes

^{11.} Tested initially and after any design or process changes that may affect these parameters.

^{12.} Full-device AC operation assumes a 100- μ s ramp time from 0 to $V_{CC(min)}$ and a 100- μ s wait time after V_{CC} stabilization.




Data Retention Characteristics

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
V_{DR}	V _{CC} for data retention		1	-	V
I _{CCDR}	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V}^{[14]}, \ V_{IN} \ge V_{CC} - 0.2 \text{ V}, \text{ or } V_{IN} \le 0.2 \text{ V}$	_	8	mA
t _{CDR} ^[13]	Chip deselect to data retention time		0	_	ns
t _R [13, 14]	Operation recovery time	V _{CC} ≥ 2.2 V	10	_	ns
		V _{CC} < 2.2 V	15	_	ns

Data Retention Waveform

Figure 5. Data Retention Waveform^[14]



^{13.} These parameters are guaranteed by design.
14. Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC (min)} ≥ 100 μs.



AC Switching Characteristics

Over the operating range of -40 °C to 85 °C

Parameter [15]	Description	10	ns	15 ns		
Parameter [10]	Description	Min	Max	Min	Max	Unit
Read Cycle		•	•	•		•
t _{RC}	Read cycle time	10	_	15	_	ns
t _{AA}	Address to data / ERR valid	_	10	_	15	ns
t _{OHA}	Data / ERR hold from address change	3	_	3	_	ns
t _{ACE}	CE LOW to data / ERR valid	_	10	_	15	ns
t _{DOE}	OE LOW to data / ERR valid	_	4.5	_	8	ns
t _{LZOE}	OE LOW to low impedance ^[16]	0	_	0	_	ns
t _{HZOE}	OE HIGH to HI-Z ^[16]	_	5	_	8	ns
t _{LZCE}	CE LOW to low impedance ^[16]	3	_	3	_	ns
t _{HZCE}	CE HIGH to HI-Z ^[16]	_	5	_	8	ns
t _{PU}	CE LOW to power-up ^[17, 18]	0	_	0	_	ns
t _{PD}	CE HIGH to power-down ^[17, 18]	_	10	_	15	ns
Write Cycle [1	8, 19]	•	•	•	1	•
t _{WC}	Write cycle time	10	_	15	_	ns
t _{SCE}	CE LOW to write end	7	_	12	_	ns
t _{AW}	Address setup to write end	7	_	12	_	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	7	_	12	_	ns
t _{SD}	Data setup to write end	5	-	8	_	ns
t _{HD}	Data hold from write end	0	-	0	_	ns
t _{LZWE}	WE HIGH to low impedance ^[16]	3	-	3	_	ns
t _{HZWE}	WE LOW to HI-Z ^[16]	_	5	_	8	ns

Notes

^{15.} Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for $V_{CC} \ge 3$ V) and $V_{CC}/2$ (for $V_{CC} < 3$ V), and input pulse levels of 0 to 3 V (for $V_{CC} \ge 3$ V) and 0 to V_{CC} (for $V_{CC} < 3$ V). Test conditions for the read cycle use output loading, as shown in part (a) of Figure 4 on page 7, unless specified otherwise.

^{16.} t_{HZOE}, t_{HZOE}, t_{HZOE}, t_{LZOE}, and t_{LZWE} are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 4 on page 7. Transition is measured ±200 mV from steady state voltage.

^{17.} These parameters are guaranteed by design and are not tested.

^{18.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, \(\overline{CE} = V_{IL}.\) These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

^{19.} The minimum write cycle pulse width in Write Cycle No. 2 (WE Controlled, OE LOW) should be equal to sum of t_{DS} and t_{HZWE}.



Switching Waveforms

Figure 6. Read Cycle No. 1 of CY7C1049G (Address Transition Controlled) $^{[20,\,21]}$





Figure 7. Read Cycle No. 1 of CY7C1049GE (Address Transition Controlled) [20, 21]




^{20.} The device is continuously selected, \overline{OE} = V_{IL} , \overline{CE} = V_{IL} . 21. \overline{WE} is HIGH for the read cycle.



Switching Waveforms (continued)

Figure 8. Read Cycle No. 2 (OE Controlled) [22, 23]



Notes_ 22. WE is HIGH for the read cycle.

^{23.} Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



Switching Waveforms (continued)

Figure 9. Write Cycle No. 1 (CE Controlled) [24, 25]





Figure 10. Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[24,\ 25,\ 26]}$



Notes


24. The internal write time of the memory is defined by the overlap of WE = V_{IL}, \(\overlap \) = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

^{25.} Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$.

^{26.} The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} .



Switching Waveforms (continued)



^{27.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

28. Data I/O is nH-Z state if CE = V_{IH}, or OE = V_{IH}.

^{29.} Data I/O is high impedance if $\overrightarrow{OE} = V_{IH}$.

30. During this period the I/Os are in output state. Do not apply input signals.



Truth Table

CE	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	X ^[31]	X ^[31]	HI-Z	Power down	Standby (I _{SB})
L	L	Н	Data out	Read all bits	Active (I _{CC})
L	Х	L	Data in	Write all bits	Active (I _{CC})
L	Н	Н	HI-Z	Selected, outputs disabled	Active (I _{CC})

ERR Output - CY7C1049GE

Output [32]	Mode	
0	Read operation, no single-bit error in the stored data.	
1	Read operation, single-bit error detected and corrected.	
HI-Z	Device deselected or outputs disabled or Write operation.	


 $[\]label{eq:Notes} \textbf{31. The input voltage levels on these pins should be either at V_{IH} or V_{IL}.} \\ \textbf{32. ERR pin is an output pin. It should be left floating when not used.}$



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Operating Range
10	2.2 V-3.6 V	CY7C1049G30-10VXI	51-85090	36-pin Molded SOJ	Industrial
		CY7C1049G30-10VXIT	51-85090	36-pin Molded SOJ, Tape and Reel	
		CY7C1049GE30-10ZSXI	51-85087	44-pin TSOP II, ERR output	
		CY7C1049GE30-10ZSXIT	51-85087	44-pin TSOP II, ERR output, Tape and Reel	
		CY7C1049G30-10ZSXI	51-85087	44-pin TSOP II	
		CY7C1049G30-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
15	1.65 V-2.2 V	CY7C1049G18-15ZSXI	51-85087	44-pin TSOP II	
		CY7C1049G18-15ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	
10	4.5 V-5.5 V	CY7C1049G-10VXI	51-85090	36-pin Molded SOJ	
		CY7C1049G-10VXIT	51-85090	36-pin Molded SOJ, Tape and Reel	
		CY7C1049G-10ZSXI	51-85087	44-pin TSOP II	
		CY7C1049G-10ZSXIT	51-85087	44-pin TSOP II, Tape and Reel	

Ordering Code Definitions





Package Diagrams

Figure 12. 44-pin TSOP II Package Outline, 51-85087





Figure 13. 36-pin SOJ V36.4 (Molded) Package Outline, 51-85090





Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degrees Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	4685774	VINI	03/13/2015	New data sheet.	
*A	4831087	NILE	07/10/2015	Updated Package Diagrams: Added spec 51-85090 *G (Figure 13). Removed spec 51-85082 *E. Removed spec 51-85150 *H.	
*B	4968879	NILE	10/16/2015	Fixed typo in bookmarks.	
*C	5020573	VINI	11/25/2015	Changed status from Preliminary to Final. Updated Pin Configurations: Removed figure "36-pin SOJ Single Chip Enable with ERR CY7C10490 Updated Ordering Information: Updated part numbers.	
*D	5429076	NILE	09/07/2016	Updated Maximum Ratings: Updated Note 8 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to V _{OH} parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to V _{OH} parameter. Changed minimum value of V _{IH} parameter from 2.2 V to 2 V corresponding to Operating Range "4.5 V to 5.5 V". Updated Ordering Information: Updated part numbers. Updated to new template.	
*E	5725349	AESATMP7	05/03/2017	Updated Cypress Logo and Copyright.	
*F	6118848	NILE	04/03/2018	Updated Features: Added Note 2 and referred the same note in "Embedded ECC for single-bit error correction". Updated to new template. Completing Sunset Review.	



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

Products

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic Touch Sensing cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and the countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-95412 Rev. *F Revised April 3, 2018 Page 19 of 19