

LTC2364-18

### 18-Bit, 250ksps, Pseudo-Differential Unipolar SAR ADC with 97dB SNR

## **FEATURES**

- 250ksps Throughput Rate
- ±2.5LSB INL (Max)
- **Guaranteed 18-Bit No Missing Codes**
- Low Power: 3.4mW at 250ksps, 3.4µW at 250sps
- 97dB SNR (Typ) at  $f_{IN} = 2kHz$
- -120dB THD (Typ) at f<sub>IN</sub> = 2kHz
- Guaranteed Operation to 125°C
- 2.5V Supply
- Pseudo-Differential Unipolar Input Range: 0V to V<sub>RFF</sub>
- V<sub>RFF</sub> Input Range from 2.5V to 5.1V
- No Pipeline Delay, No Cycle Latency
- 1.8V to 5V I/O Voltages
- SPI-Compatible Serial I/O with Daisy-Chain Mode
- Internal Conversion Clock
- 16-Lead MSOP and  $4mm \times 3mm$  DFN Packages

### **APPLICATIONS**

- Medical Imaging
- High Speed Data Acquisition
- Portable or Compact Instrumentation
- Industrial Process Control
- Low Power Battery-Operated Instrumentation

10Ω

2.5V 1.8V TO 5V

OVDD

GND

47µF 🗧 (X5R, 0805 SIZE) 0.1µF

SAMPLE CLOCK

CHAIN

RDL/SDI SD0

> SCK BUSY

> > CNV

236418 TA01

10µF

V<sub>DD</sub>

LTC2364-18

Ξ

IN¹

2.5V TO 5.1V

10nF

ATE 

VREF

٥١/

## TYPICAL APPLICATION


LT®6202

## DESCRIPTION

The LTC<sup>®</sup>2364-18 is a low noise, low power, high speed 18-bit successive approximation register (SAR) ADC. Operating from a 2.5V supply, the LTC2364-18 has a 0V to V<sub>RFF</sub> pseudo-differential unipolar input range with V<sub>RFF</sub> ranging from 2.5V to 5.1V. The LTC2364-18 consumes only 3.4mW and achieves ±2.5LSB INL maximum, no missing codes at 18 bits with 97dB SNR.

The LTC2364-18 has a high speed SPI-compatible serial interface that supports 1.8V, 2.5V, 3.3V and 5V logic while also featuring a daisy-chain mode. The fast 250ksps throughput with no cycle latency makes the LTC2364-18 ideally suited for a wide variety of high speed applications. An internal oscillator sets the conversion time, easing external timing considerations. The LTC2364-18 automatically powers down between conversions, leading to reduced power dissipation that scales with the sampling rate.

∠, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and SoftSpan is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765.



32k Point FFT  $f_S = 250$ ksps,  $f_{IN} = 2$ kHz

236418f




## ABSOLUTE MAXIMUM RATINGS (Notes 1, 2)

Supply Voltage (V <sub>DD</sub> )2.8\	V
Supply Voltage (OV <sub>DD</sub> )6\	V
Reference Input (REF)6\	V
Analog Input Voltage (Note 3)	
IN <sup>+</sup> , IN <sup>-</sup> (GND – 0.3V) to (REF + 0.3V	)
Digital Input Voltage	
(Note 3) (GND – 0.3V) to (OV <sub>DD</sub> + 0.3V	)
Digital Output Voltage	
(Note 3) (GND - 0.3V) to (OV <sub>DD</sub> + 0.3V	)

Power Dissipation	500mW
Operating Temperature Range	
LTC2364C	0°C to 70°C
LTC2364I	40°C to 85°C
LTC2364H	40°C to 125°C
Storage Temperature Range	65°C to 150°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2364CMS-18#PBF	LTC2364CMS-18#TRPBF	236418	16-Lead Plastic MSOP	0°C to 70°C
LTC2364IMS-18#PBF	LTC2364IMS-18#TRPBF	236418	16-Lead Plastic MSOP	-40°C to 85°C
LTC2364HMS-18#PBF	LTC2364HMS-18#TRPBF	236418	16-Lead Plastic MSOP	-40°C to 125°C
LTC2364CDE-18#PBF	LTC2364CDE-18#TRPBF	23648	16-Lead (4mm × 3mm) Plastic DFN	0°C to 70°C
LTC2364IDE-18#PBF	LTC2364IDE-18#TRPBF	23648	16-Lead (4mm × 3mm) Plastic DFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



236418f

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN</sub> +	Absolute Input Range (IN <sup>+</sup> )	(Note 5)	•	-0.1		V <sub>REF</sub> + 0.1	V
V <sub>IN</sub> -	Absolute Input Range (IN <sup>-</sup> )	(Note 5)	•	-0.1		0.1	V
$V_{IN}$ + – $V_{IN}$ –	Input Differential Voltage Range	$V_{IN} = V_{IN} + - V_{IN} -$	•	0		V <sub>REF</sub>	V
I <sub>IN</sub>	Analog Input Leakage Current		•			±1	μA
C <sub>IN</sub>	Analog Input Capacitance	Sample Mode Hold Mode			45 5		pF pF
CMRR	Input Common Mode Rejection Ratio	f <sub>IN</sub> = 125kHz			80		dB

## **CONVERTER CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
	Resolution		•	18			Bits
	No Missing Codes		•	18			Bits
	Transition Noise				1.3		LSB <sub>RMS</sub>
INL	Integral Linearity Error	(Note 6)	•	-2.5	±0.5	2.5	LSB
DNL	Differential Linearity Error		•	-0.5	±0.1	0.5	LSB
DNL	Zero-Scale Error	(Note 7)	•	-11	0	11	LSB
	Zero-Scale Error Drift				0.02		LSB/°C
FSE	Full-Scale Error	(Note 7)	•	-50	±7	50	LSB
	Full-Scale Error Drift				±0.15		ppm/°C

## **DYNAMIC ACCURACY** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C and A<sub>IN</sub> = -1dBFS. (Notes 4, 8)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SINAD	Signal-to-(Noise + Distortion) Ratio	$f_{IN} = 2kHz, V_{REF} = 5V$	•	93.8	97		dB
		$f_{IN} = 2kHz, V_{REF} = 5V, (H-Grade)$	•	93.3	97		dB
SNR	Signal-to-Noise Ratio	$f_{IN} = 2kHz$ , $V_{REF} = 5V$ $f_{IN} = 2kHz$ , $V_{REF} = 2.5V$	•	94.3 88.5	97 91.5		dB dB
		$f_{IN}$ = 2kHz, $V_{REF}$ = 5V, (H-Grade) $f_{IN}$ = 2kHz, $V_{REF}$ = 2.5V, (H-Grade)	•	93.8 88	97 91.5		dB dB
THD	Total Harmonic Distortion	$f_{IN} = 2kHz$ , $V_{REF} = 5V$ $f_{IN} = 2kHz$ , $V_{REF} = 2.5V$	•		-120 -120	-103 -103	dB dB
SFDR	Spurious Free Dynamic Range	$f_{IN} = 2kHz, V_{REF} = 5V$	•	104	122		dB
	–3dB Input Bandwidth				34		MHz
	Aperture Delay				500		ps
	Aperture Jitter				4		ps
	Transient Response	Full-Scale Step			3.46		μs



## **REFERENCE INPUT** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>REF</sub>	Reference Voltage	(Note 5)	٠	2.5		5.1	V
I <sub>REF</sub>	Reference Input Current	(Note 9)	•		0.12	0.2	mA

## **DIGITAL INPUTS AND DIGITAL OUTPUTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IH</sub>	High Level Input Voltage		•	0.8 • OV <sub>DD</sub>			V
V <sub>IL</sub>	Low Level Input Voltage		•			0.2 • OV <sub>DD</sub>	V
I <sub>IN</sub>	Digital Input Current	V <sub>IN</sub> = 0V to 0V <sub>DD</sub>	•	-10		10	μA
C <sub>IN</sub>	Digital Input Capacitance				5		pF
V <sub>OH</sub>	High Level Output Voltage	I <sub>0</sub> = -500μA	•	0V <sub>DD</sub> -0.2			V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>0</sub> = 500μA	•			0.2	V
I <sub>OZ</sub>	Hi-Z Output Leakage Current	V <sub>OUT</sub> = 0V to 0V <sub>DD</sub>	•	-10		10	μA
ISOURCE	Output Source Current	V <sub>OUT</sub> = 0V			-10		mA
I <sub>SINK</sub>	Output Sink Current	$V_{OUT} = OV_{DD}$			10		mA

## **POWER REQUIREMENTS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>DD</sub>	Supply Voltage			2.375	2.5	2.625	V
OV <sub>DD</sub>	Supply Voltage		•	1.71		5.25	V
I <sub>VDD</sub> I <sub>OVDD</sub> I <sub>PD</sub> I <sub>PD</sub>	Supply Current Supply Current Power Down Mode Power Down Mode	$\begin{array}{l} 250 ksps \ Sample \ Rate \\ 250 ksps \ Sample \ Rate \ (C_L = 20 pF) \\ Conversion \ Done \ (I_{VDD} + I_{OVDD} + I_{REF}, \ V_{REF} > 2V) \\ Conversion \ Done \ (I_{VDD} + I_{OVDD} + I_{REF}, \ V_{REF} > 2V, \ H\text{-}Grade) \end{array}$	•		1.36 0.1 0.9 0.9	1.7 90 140	mA mA μA μA
P <sub>D</sub>	Power Dissipation Power Down Mode Power Down Mode	250ksps Sample Rate Conversion Done (I <sub>VDD</sub> + I <sub>OVDD</sub> + I <sub>REF</sub> , V <sub>REF</sub> > 2V) Conversion Done (I <sub>VDD</sub> + I <sub>OVDD</sub> + I <sub>REF</sub> , V <sub>REF</sub> > 2V, H-Grade)			3.4 2.25 2.25	4.25 225 315	mW μW μW

## **ADC TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f <sub>SMPL</sub>	Maximum Sampling Frequency		•			250	ksps
t <sub>CONV</sub>	Conversion Time		•	1.9		3	μs
t <sub>ACQ</sub>	Acquisition Time	$t_{ACQ} = t_{CYC} - t_{HOLD}$ (Note 10)	•	3.460			μs
t <sub>HOLD</sub>	Maximum Time Between Acquisitions		•			540	ns
t <sub>CYC</sub>	Time Between Conversions		•	4			μs
t <sub>CNVH</sub>	CNV High Time		•	20			ns
t <sub>BUSYLH</sub>	CNV↑ to BUSY Delay	C <sub>L</sub> = 20pF	•			13	ns
t <sub>CNVL</sub>	Minimum Low Time for CNV	(Note 11)	•	20			ns
t <sub>QUIET</sub>	SCK Quiet Time from CNV↑	(Note 10)	•	20			ns



## **ADC TIMING CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
t <sub>SCK</sub>	SCK Period	(Notes 11, 12)		10			ns
t <sub>SCKH</sub>	SCK High Time			4			ns
t <sub>SCKL</sub>	SCK Low Time			4			ns
t <sub>SSDISCK</sub>	SDI Setup Time From SCK↑	(Note 11)	•	4			ns
t <sub>HSDISCK</sub>	SDI Hold Time From SCK↑	(Note 11)		1			ns
t <sub>SCKCH</sub>	SCK Period in Chain Mode	$t_{SCKCH} = t_{SSDISCK} + t_{DSDO}$ (Note 11)	•	13.5			ns
t <sub>DSD0</sub>	SDO Data Valid Delay from SCK↑	C <sub>L</sub> = 20pF (Note 11)				9.5	ns
t <sub>HSD0</sub>	SDO Data Remains Valid Delay from SCK↑	C <sub>L</sub> = 20pF (Note 10)	•	1			ns
t <sub>DSDOBUSYL</sub>	SDO Data Valid Delay from ${\sf BUSY} \downarrow$	C <sub>L</sub> = 20pF (Note 10)	•			5	ns
t <sub>EN</sub>	Bus Enable Time After RDL↓	(Note 11)				16	ns
t <sub>DIS</sub>	Bus Relinquish Time After RDL↑	(Note 11)				13	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may effect device reliability and lifetime.


Note 2: All voltage values are with respect to ground.


**Note 3:** When these pin voltages are taken below ground or above REF or OV<sub>DD</sub>, they will be clamped by internal diodes. This product can handle input currents up to 100mA below ground or above REF or OV<sub>DD</sub> without latch-up.

Note 4: V<sub>DD</sub> = 2.5V, OV<sub>DD</sub> = 2.5V, REF = 5V, f<sub>SMPL</sub> = 250kHz.

Note 5: Recommended operating conditions.

Note 6: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.





Note 7: Zero-scale error is the offset voltage measured from 0.5LSB

when the output code flickers between 00 0000 0000 0000 and

transition from ideal and includes the effect of offset error.

Note 10: Guaranteed by design, not subject to test.

5V reference voltage.

and  $OV_{DD} = 5.25V$ .

100MHz for rising capture.

00 0000 0000 0000 0001. Full-scale error is the deviation of the last code

Note 8: All specifications in dB are referred to a full-scale 5V input with a


Note 11: Parameter tested and guaranteed at  $OV_{DD} = 1.71V$ ,  $OV_{DD} = 2.5V$ 

Note 9: f<sub>SMPL</sub> = 250kHz, I<sub>REF</sub> varies proportionately with sample rate.

Note 12: t<sub>SCK</sub> of 10ns maximum allows a shift clock frequency up to

Figure 1. Voltage Levels for Timing Specifications


## **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{DD} = 2.5V$ , $OV_{DD} = 2.5V$ , REF = 5V, $f_{SMPL} = 250ksps$ , unless otherwise noted.





### **TYPICAL PERFORMANCE CHARACTERISTICS** $T_A = 25^{\circ}C$ , $V_{DD} = 2.5V$ , $OV_{DD} = 2.5V$ , REF = 5V,

f<sub>SMPL</sub> = 250ksps, unless otherwise noted.



## PIN FUNCTIONS

**CHAIN (Pin 1):** Chain Mode Selector Pin. When low, the LTC2364-18 operates in normal mode and the RDL/SDI input pin functions to enable or disable SDO. When high, the LTC2364-18 operates in chain mode and the RDL/SDI pin functions as SDI, the daisy-chain serial data input. Logic levels are determined by OV<sub>DD</sub>.

 $V_{DD}$  (Pin 2): 2.5V Power Supply. The range of  $V_{DD}$  is 2.375V to 2.625V. Bypass  $V_{DD}$  to GND with a 10 $\mu F$  ceramic capacitor.

GND (Pins 3, 6, 10 and 16): Ground.

**IN+ (Pin 4):** Analog Input. IN+ operates differential with respect to  $IN^-$  with an  $IN^+$ - $IN^-$  range of OV to  $V_{REF}$ .

**IN<sup>-</sup> (Pin 5):** Analog Ground Sense. IN<sup>-</sup> has an input range of  $\pm 100$ mV with respect to GND and must be tied to the ground plane or a remote ground sense.

**REF (Pins 7, 8):** Reference Inputs. The range of REF is 2.5V to 5.1V. This pin is referred to the GND pin and should be decoupled closely to the pin with a  $47\mu$ F ceramic capacitor (X5R, 0805 size).

**CNV (Pin 9):** Convert Input. A rising edge on this input powers up the part and initiates a new conversion. Logic levels are determined by OV<sub>DD</sub>.

**BUSY (Pin 11):** BUSY Indicator. Goes high at the start of a new conversion and returns low when the conversion has finished. Logic levels are determined by  $OV_{DD}$ .

**RDL/SDI (Pin 12):** When CHAIN is low, the part is in normal mode and the pin is treated as a bus enabling input. When CHAIN is high, the part is in chain mode and the pin is treated as a serial data input pin where data from another ADC in the daisy chain is input. Logic levels are determined by OV<sub>DD</sub>.

**SCK (Pin 13):** Serial Data Clock Input. When SDO is enabled, the conversion result or daisy-chain data from another ADC is shifted out on the rising edges of this clock MSB first. Logic levels are determined by OV<sub>DD</sub>.


**SDO (Pin 14):** Serial Data Output. The conversion result or daisy-chain data is output on this pin on each rising edge of SCK MSB first. The output data is in straight binary format. Logic levels are determined by OV<sub>DD</sub>.

 $OV_{DD}$  (Pin 15): I/O Interface Digital Power. The range of  $OV_{DD}$  is 1.71V to 5.25V. This supply is nominally set to the same supply as the host interface (1.8V, 2.5V, 3.3V, or 5V). Bypass  $OV_{DD}$  to GND with a 0.1µF capacitor.


**GND (Exposed Pad Pin 17, DFN Package Only):** Ground. Exposed pad must be soldered directly to the ground plane.




## FUNCTIONAL BLOCK DIAGRAM



## TIMING DIAGRAM







#### **OVERVIEW**

The LTC2364-18 is a low noise, low power, high speed 18-bit successive approximation register (SAR) ADC. Operating from a single 2.5V supply, the LTC2364-18 supports a 0V to  $V_{REF}$  pseudo-differential unipolar input range with  $V_{REF}$  ranging from 2.5V to 5.1V, making it ideal for high performance applications which require a wide dynamic range. The LTC2364-18 achieves ±2.5LSB INL max, no missing codes at 18 bits and 97dB SNR.

Fast 250ksps throughput with no cycle latency makes the LTC2364-18 ideally suited for a wide variety of high speed applications. An internal oscillator sets the conversion time, easing external timing considerations. The LTC2364-18 dissipates only 3.4mW at 250ksps, while an auto power-down feature is provided to further reduce power dissipation during inactive periods.

#### **CONVERTER OPERATION**

The LTC2364-18 operates in two phases. During the acquisition phase, the charge redistribution capacitor D/A converter (CDAC) is connected to the IN<sup>+</sup> and IN<sup>-</sup> pins to sample the pseudo-differential analog input voltage. A rising edge on the CNV pin initiates a conversion. During the conversion phase, the 18-bit CDAC is sequenced through a successive approximation algorithm, effectively comparing the sampled input with binary-weighted fractions of the reference voltage (e.g.  $V_{REF}/2$ ,  $V_{REF}/4$  ...  $V_{REF}/262144$ ) using the differential comparator. At the end of conversion, the CDAC output approximates the sampled analog input. The ADC control logic then prepares the 18-bit digital output code for serial transfer.

#### TRANSFER FUNCTION

The LTC2364-18 digitizes the full-scale voltage of REF into  $2^{18}$  levels, resulting in an LSB size of  $19\mu$ V with REF = 5V. The ideal transfer function is shown in Figure 2. The output data is in straight binary format.




Figure 2. LTC2364-18 Transfer Function

### ANALOG INPUT

The analog inputs of the LTC2364-18 are pseudo-differential in order to reduce any unwanted signal that is common to both inputs. The analog inputs can be modeled by the equivalent circuit shown in Figure 3. The diodes at the input provide ESD protection. In the acquisition phase, each input sees approximately 45pF ( $C_{IN}$ ) from the sampling CDAC in series with 40 $\Omega$  ( $R_{ON}$ ) from the on-resistance of the sampling switch. The IN<sup>+</sup> input draws a current spike while charging the  $C_{IN}$  capacitor during acquisition. During conversion, the analog inputs draw only a small leakage current.




Figure 3. The Equivalent Circuit for the Differential Analog Input of the LTC2364-18



#### **INPUT DRIVE CIRCUITS**

A low impedance source can directly drive the high impedance input of the LTC2364-18 without gain error. A high impedance source should be buffered to minimize settling time during acquisition and to optimize the distortion performance of the ADC. Minimizing settling time is important even for DC inputs, because the ADC input draws a current spike when entering acquisition.

For best performance, a buffer amplifier should be used to drive the analog input of the LTC2364-18. The amplifier provides low output impedance, which produces fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the current spike the ADC input draws.

#### Input Filtering

The noise and distortion of the buffer amplifier and signal source must be considered since they add to the ADC noise and distortion. Noisy input signals should be filtered prior to the buffer amplifier input with an appropriate filter to minimize noise. The simple 1-pole RC lowpass filter (LPF1) shown in Figure 4 is sufficient for many applications.




Figure 4. Input Signal Chain

Another filter network consisting of LPF2 should be used between the buffer and ADC input to both minimize the noise contribution of the buffer and to help minimize disturbances reflected into the buffer from sampling transients. Long RC time constants at the analog inputs will slow down the settling of the analog inputs. Therefore, LPF2 requires a wider bandwidth than LPF1. A buffer amplifier with a low noise density must be selected to minimize degradation of the SNR. High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

#### **Pseudo-Differential Unipolar Inputs**

For most applications, we recommend the low power LT6202 ADC driver to drive the LTC2364-18. With a low noise density of  $1.9nV/\sqrt{Hz}$  and a low supply current of 3mA, the LT6202 is flexible and may be configured to convert signals of various amplitudes to the 0V to 5V input range of the LTC2364-18.

To achieve the full distortion performance of the LTC2364-18, a low distortion single-ended signal source driven through the LT6202 configured as a unity-gain buffer as shown in Figure 4 can be used to get the full data sheet THD specification of -120dB.

The LT6202 can also be used to buffer and convert large true bipolar signals which swing below ground to the OV to 5V input range of the LTC2364-18. Figure 5a shows the LT6202 being used to convert a ±10V true bipolar signal for use by the LTC2364-18. In this case, the LT6202 is configured as an inverting amplifier stage, which acts to attenuate and level shift the input signal to the OV to 5V input range of the LTC2364-18. In the inverting configuration, the single-ended input signal source no longer directly drives a high impedance input. The input impedance is instead set by resistor R<sub>IN</sub>. R<sub>IN</sub> must be chosen carefully based on the source impedance of the signal source. Higher values of R<sub>IN</sub> tend to degrade both the noise and distortion of the LT6202 and LTC2364-18 as a system. Table 1 shows the resulting SNR and THD for several values of R<sub>IN</sub>, R1, R2, R3 and R4 in this configuration. Figure 5b shows the resulting FFT when using the LT6202 as shown in Figure 5a.






Figure 5a. LT6202 Converting a  $\pm 10V$  Bipolar Signal to a OV to 5V Input Signal




Figure 5b. 32k Point FFT Plot with  $f_{IN} = 2kHz$  for Circuit Shown in Figure 5a

Table 1. S	SNR, THD	vs R <sub>IN</sub> fo	r ±10V In	put Signa	

R <sub>IN</sub> (Ω)	R1 (Ω)	R2 (Ω)	R3 (Ω)	R4 (Ω)	SNR (dB)	THD (dB)
2k	499	499	2k	402	96.9	-99.1
10k	2.49k	2.49k	10k	2k	96.6	-93.7
100k	24.9k	24.9k	100k	20k	93.6	-93.8

#### **ADC REFERENCE**

The LTC2364-18 requires an external reference to define its input range. A low noise, low temperature drift reference is critical to achieving the full datasheet performance of the ADC. Linear Technology offers a portfolio of high performance references designed to meet the needs of many applications. With its small size, low power and high accuracy, the LTC6655-5 is particularly well suited for use with the LTC2364-18. The LTC6655-5 offers 0.025% (max) initial accuracy and 2ppm/°C (max) temperature coefficient for high precision applications. The LTC6655-5 is fully specified over the H-grade temperature range and complements the extended temperature operation of the LTC2364-18 up to 125°C. We recommend bypassing the LTC6655-5 with a 47 $\mu$ F ceramic capacitor (X5R, 0805 size) close to the REF pin.

The REF pin of the LTC2364-18 draws charge ( $Q_{CONV}$ ) from the 47µF bypass capacitor during each conversion cycle. The reference replenishes this charge with a DC current,  $I_{REF} = Q_{CONV}/t_{CYC}$ . The DC current draw of the REF pin,  $I_{REF}$ , depends on the sampling rate and output code. If the LTC2364-18 is used to continuously sample a signal at a constant rate, the LTC6655-5 will keep the deviation of the reference voltage over the entire code span to less than 0.5LSBs.

When idling, the REF pin on the LTC2364-18 draws only a small leakage current (< 1 $\mu$ A). In applications where a burst of samples is taken after idling for long periods as shown in Figure 6, I<sub>REF</sub> quickly goes from approximately 0 $\mu$ A to a maximum of 0.2mA at 250ksps. This step in DC current draw triggers a transient response in the reference that must be considered since any deviation in the reference output voltage will affect the accuracy of the output




Figure 6. CNV Waveform Showing Burst Sampling



code. In applications where the transient response of the reference is important, the fast settling LTC6655-5 reference is also recommended.

In applications where power management is critical and the external reference may be powered down, it is recommended that REF is kept greater than 2V in order to guarantee a maximum shutdown current of  $140\mu$ A. In such applications, a Schottky diode can be placed between REF and V<sub>DD</sub>, as shown in Figure 7.




Figure 7. A Schottky Diode Between REF and  $V_{DD}$  Maintains REF > 2V for Applications Where the Reference May Be Powered Down

#### **DYNAMIC PERFORMANCE**

Fast Fourier Transform (FFT) techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2364-18 provides guaranteed tested limits for both AC distortion and noise measurements.

#### Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the A/D output. The output is band-limited to frequencies from above DC and below half the sampling frequency. Figure 8 shows that the LTC2364-18 achieves a typical SINAD of 97.2dB at a 250kHz sampling rate with a 2kHz input.

#### Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and




Figure 8. 32k Point FFT with  $f_{IN} = 2kHz$  of the LTC2364-18

the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 8 shows that the LTC2364-18 achieves a typical SNR of 97.2dB at a 250kHz sampling rate with a 2kHz input.

#### Total Harmonic Distortion (THD)

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ( $f_{SMPL}/2$ ). THD is expressed as:

THD=20log
$$\frac{\sqrt{V2^2 + V3^2 + V4^2 + ... + V_N^2}}{V1}$$

where V1 is the RMS amplitude of the fundamental frequency and V2 through  $V_{\text{N}}$  are the amplitudes of the second through Nth harmonics.

#### **POWER CONSIDERATIONS**

The LTC2364-18 provides two power supply pins: the 2.5V power supply ( $V_{DD}$ ), and the digital input/output interface power supply ( $OV_{DD}$ ). The flexible  $OV_{DD}$  supply allows the LTC2364-18 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.

#### **Power Supply Sequencing**

The LTC2364-18 does not have any specific power supply sequencing requirements. Care should be taken to adhere to the maximum voltage relationships described in the Absolute Maximum Ratings section. The LTC2364-18 has a power-on-reset (POR) circuit that will reset the LTC2364-18 at initial power-up or whenever the power supply voltage drops below 1V. Once the supply voltage re-enters the nominal supply voltage range, the POR will reinitialize the ADC. No conversions should be initiated until 20µs after a POR event to ensure the reinitialization period has ended. Any conversions initiated before this time will produce invalid results.

#### TIMING AND CONTROL

#### **CNV** Timing

The LTC2364-18 conversion is controlled by CNV. A rising edge on CNV will start a conversion and power up the LTC2364-18. Once a conversion has been initiated, it cannot be restarted until the conversion is complete. For optimum performance, CNV should be driven by a clean low jitter signal. Converter status is indicated by the BUSY output which remains high while the conversion is in progress. To ensure that no errors occur in the digitized results, any additional transitions on CNV should occur within 40ns from the start of the conversion or after the conversion has been completed. Once the conversion has completed, the LTC2364-18 powers down and begins acquiring the input signal.

#### Acquisition

A proprietary sampling architecture allows the LTC2364-18 to begin acquiring the input signal for the next conversion 527ns after the start of the current conversion. This extends the acquisition time to 3.460µs, easing settling requirements and allowing the use of extremely low power ADC drivers. (Refer to the Timing Diagram.)

#### **Internal Conversion Clock**

The LTC2364-18 has an internal clock that is trimmed to achieve a maximum conversion time of  $3\mu$ s.

#### Auto Power-Down

The LTC2364-18 automatically powers down after a conversion has been completed and powers up once a new conversion is initiated on the rising edge of CNV. During power down, data from the last conversion can be clocked out. To minimize power dissipation during power down, disable SDO and turn off SCK. The auto power-down feature will reduce the power dissipation of the LTC2364-18 as the sampling frequency is reduced. Since power is consumed only during a conversion, the LTC2364-18 remains powered down for a larger fraction of the conversion cycle ( $t_{CYC}$ ) at lower sample rates, thereby reducing the average power dissipation which scales with the sampling rate as shown in Figure 9.

#### **DIGITAL INTERFACE**

The LTC2364-18 has a serial digital interface. The flexible  $OV_{DD}$  supply allows the LTC2364-18 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.

The serial output data is clocked out on the SDO pin when an external clock is applied to the SCK pin if SDO is enabled. Clocking out the data after the conversion will yield the best performance. With a shift clock frequency of at least 20MHz, a 250ksps throughput is still achieved. The serial output data changes state on the rising edge of SCK and can be captured on the falling edge or next rising edge of SCK. D17 remains valid till the first rising edge of SCK.




Figure 9. Power Supply Current of the LTC2364-18 Versus Sampling Rate





## TIMING DIAGRAMS

The serial interface on the LTC2364-18 is simple and straightforward to use. The following sections describe the operation of the LTC2364-18. Several modes are provided depending on whether a single or multiple ADCs share the SPI bus or are daisy chained.

#### Normal Mode, Single Device

When CHAIN = 0, the LTC2364-18 operates in normal mode. In normal mode, RDL/SDI enables or disables the

serial data output pin SDO. If RDL/SDI is high, SDO is in high impedance. If RDL/SDI is low, SDO is driven.

Figure 10 shows a single LTC2364-18 operated in normal mode with CHAIN and RDL/SDI tied to ground. With RDL/SDI grounded, SDO is enabled and the MSB(D17) of the new conversion data is available at the falling edge of BUSY. This is the simplest way to operate the LTC2364-18.




Figure 10. Using a Single LTC2364-18 in Normal Mode



## TIMING DIAGRAMS

#### Normal Mode, Multiple Devices

Figure 11 shows multiple LTC2364-18 devices operating in normal mode (CHAIN = 0) sharing CNV, SCK and SDO. By sharing CNV, SCK and SDO, the number of required signals to operate multiple ADCs in parallel is reduced. Since SDO is shared, the RDL/SDI input of each ADC must be used to allow only one LTC2364-18 to drive SDO at a time in order to avoid bus conflicts. As shown in Figure 11, the RDL/SDI inputs idle high and are individually brought low to read data out of each device between conversions. When RDL/SDI is brought low, the MSB of the selected device is output onto SDO.




Figure 11. Normal Mode With Multiple Devices Sharing CNV, SCK and SDO





## TIMING DIAGRAMS

#### Chain Mode, Multiple Devices

When CHAIN =  $OV_{DD}$ , the LTC2364-18 operates in chain mode. In chain mode, SDO is always enabled and RDL/SDI serves as the serial data input pin (SDI) where daisy-chain data output from another ADC can be input.

This is useful for applications where hardware constraints may limit the number of lines needed to interface to a large

number of converters. Figure 12 shows an example with two daisy-chained devices. The MSB of converter A will appear at SDO of converter B after 18 SCK cycles. The MSB of converter A is clocked in at the SDI/RDL pin of converter B on the rising edge of the first SCK.





Figure 12. Chain Mode Timing Diagram



To obtain the best performance from the LTC2364-18 a printed circuit board is recommended. Layout for the printed circuit board (PCB) should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the ADC.

#### **Recommended Layout**


The following is an example of a recommended PCB layout. A single solid ground plane is used. Bypass capacitors to the supplies are placed as close as possible to the supply pins. Low impedance common returns for these bypass capacitors are essential to the low noise operation of the ADC. The analog input traces are screened by ground. For more details and information refer to DC1813A, the evaluation kit for the LTC2364-18.



**Partial Top Silkscreen** 









Partial Layer 1 Component Side

Partial Layer 2 Ground Plane




236418f






Partial Layer 3 PWR Plane

Partial Layer 4 Bottom Layer





LINEAR TECHNOLOGY **Partial Schematic of Demoboard** 






236418f


### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

DE Package 16-Lead Plastic DFN (4mm  $\times$  3mm)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE


TOP AND BOTTOM OF PACKAGE



236418f

### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



MS Package 16-Lead Plastic MSOP

DRAWING NUT TO SCALE
DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE


4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.

INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE

5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX



## TYPICAL APPLICATION



LT6202 Converting a ±10V Bipolar Signal to a 0V to 5V Input Signal Into the LTC2364-18

## **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS		
ADCs	1			
LTC2379-18/LTC2378-18 LTC2377-18/LTC2376-18	18-Bit, 1.6Msps/1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Differential Input, 101.2dB SNR, $\pm$ 5V Input Range, DGC, Pin-Compatible Family in MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages		
LTC2380-16/LTC2378-16 LTC2377-16/LTC2376-16	16-Bit, 2Msps/1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Differential Input, 96.2dB SNR, ±5V Input Range, DGC, Pin-Compatible Family in MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages		
LTC2383-16/LTC2382-16/ LTC2381-16	16-Bit, 1Msps/500ksps/250ksps Serial, Low Power ADC	2.5V Supply, Differential Input, 92dB SNR, $\pm 2.5V$ Input Range, Pin-Compatible Family in MSOP-16 and 4mm $\times$ 3mm DFN-16 Packages		
LTC2393-16/LTC2392-16/ LTC2391-16	16-Bit, 1Msps/500ksps/250ksps Parallel/Serial ADC	5V Supply, Differential Input, 94dB SNR, $\pm4.096V$ Input Range, Pin-Compatible Family in 7mm $\times$ 7mm LQFP-48 and QFN-48 Packages		
LTC1865/LTC1865L	16-Bit, 250ksps/150ksps 2-Channel µPower ADC	5V/3V Supply, 2-Channel, 4.3mW/1.3mW, MSOP-10 Package		
LTC2361	12-Bit, 250ksps Serial ADC	2.35V to 3.6V, 3.3mW, 6- and 8-Lead TSOT-23 Packages		
DACS		·		
LTC2757	18-Bit, Single Parallel I <sub>OUT</sub> SoftSpan™ DAC	±1LSB INL/DNL, Software-Selectable Ranges, 7mm × 7mm LQFP-48 Package		
LTC2641	16-Bit/14-Bit/12-Bit Single Serial V <sub>OUT</sub> DACs	±1LSB INL/DNL, MSOP-8 Package, 0V to 5V Output		
LTC2630	12-Bit/10-Bit/8-Bit Single V <sub>OUT</sub> DACs	SC70 6-Pin Package, Internal Reference, ±1LSB INL (12 Bits)		
References				
LTC6655	Precision Low Drift Low Noise Buffered Reference	5V/2.5V, 5ppm/°C, 0.25ppm Peak-to-Peak Noise, MSOP-8 Package		
LTC6652	Precision Low Drift Low Noise Buffered Reference	5V/2.5V, 5ppm/°C, 2.1ppm Peak-to-Peak Noise, MSOP-8 Package		
Amplifiers				
LT6202/LT6203	Single/Dual 100MHz Rail-to-Rail Input/Output Noise Low Power Amplifiers	1.9nV $\sqrt{\text{Hz}}$ , 3mA Maximum, 100MHz Gain Bandwidth		
LT6200/LT6200-5/ LT6200-10	165MHz/800MHz/1.6GHz Op Amp with Unity Gain/AV = 5/AV = 10	Low Noise Voltage: 0.95nV/√Hz (100kHz), Low Distortion: –80dB at 1MHz, TSOT23-6 Package		



