# 74AHC273-Q100; 74AHCT273-Q100

Octal D-type flip-flop with reset; positive-edge trigger

Rev. 1 — 27 March 2013

Product data sheet

### 1. General description

The 74AHC273-Q100; 74AHCT273-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7-A.

The 74AHC273-Q100; 74AHCT273-Q100 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs.

The common clock (CP) and master reset  $(\overline{MR})$  inputs, load and reset (clear) all flip-flops simultaneously. The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop.

All outputs are forced LOW, independent of clock or data inputs, by a LOW on the  $\overline{\text{MR}}$  input.

The device is useful for applications where only the true output is required and the clock and master reset are common to all storage elements.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

#### 2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
  - ◆ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accept voltages higher than V<sub>CC</sub>
- Ideal buffer for MOS microcontroller or memory
- Common clock and master reset
- Input levels:
  - ◆ For 74AHC273-Q100: CMOS level
  - For 74AHCT273-Q100: TTL level
- ESD protection:
  - MIL-STD-883, method 3015 exceeds 2000 V
  - ♦ HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
- Multiple package options





## 3. Ordering information


Table 1. Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74AHC273-Q100		'		•
74AHC273D-Q100	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74AHC273PW-Q100	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74AHC273BQ-Q100	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm	SOT764-1
74AHCT273-Q100				
74AHCT273D-Q100	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1
74AHCT273PW-Q100	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1
74AHCT273BQ-Q100	–40 °C to +125 °C	DHVQFN20	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body $2.5 \times 4.5 \times 0.85$ mm	SOT764-1

### 4. Functional diagram








### 5. Pinning information

#### 5.1 Pinning



#### 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
MR	1	master reset input (active LOW)
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	2, 5, 6, 9, 12, 15, 16, 19	flip-flop output
D0, D1, D2, D3, D4, D5, D6, D7	3, 4, 7, 8, 13, 14, 17, 18	data input
GND	10	ground (0 V)
СР	11	clock input (LOW-to-HIGH edge-triggered)
V <sub>CC</sub>	20	supply voltage

### 6. Functional description

Table 3. Function table[1]

Operating mode	Control		Input	Output
	MR	СР	Dn	Qn
Reset (clear)	L	X	X	L
Load '1'	Н	<b>↑</b>	h	Н
Load '0'	Н	<b>↑</b>	I	L

<sup>[1]</sup> H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH CP transition;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH CP transition;

### 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_1 < -0.5 V$	<u>[1]</u> –20	-	mΑ
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> –20	+20	mA
I <sub>O</sub>	output current	$V_{O} = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-25	+25	mΑ
I <sub>CC</sub>	supply current		-	+75	mΑ
I <sub>GND</sub>	ground current		<b>−75</b>	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C} \text{ to } +125  ^{\circ}\text{C}$	[2] _	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74AHC\_AHCT273\_Q100

L = LOW voltage level;

 $<sup>\</sup>uparrow$  = LOW-to-HIGH;

X = don't care.

<sup>[2]</sup> For SO20 packages: above 70  $^{\circ}\text{C}$  the value of Ptot derates linearly at 8 mW/K.

For TSSOP20 packages: above 60  $^{\circ}\text{C}$  the value of  $P_{tot}$  derates linearly at 5.5 mW/K.

For DHVQFN20 packages: above 60  $^{\circ}\text{C}$  the value of Ptot derates linearly at 4.5 mW/K.

## 8. Recommended operating conditions

Table 5. Operating conditions

0	Danier de la constante de la c	0	NA!	T	M	11!1
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
74AHC273	-Q100					
$V_{CC}$	supply voltage		2.0	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$	-	-	100	ns/V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	20	ns/V
<b>74AHCT27</b>	'3-Q100					
V <sub>CC</sub>	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
Vo	output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	20	ns/V

### 9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	-40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	
74AHC2	73-Q100	•					•			
$V_{IH}$	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V <sub>IL</sub> LOW-level input voltage		V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V	
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
$V_{OH}$	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = -50 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -50 \mu A$ ; $V_{CC} = 3.0 \text{ V}$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_O = -50 \mu A$ ; $V_{CC} = 4.5 \text{ V}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.80	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = 50 \mu A; V_{CC} = 2.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 3.0 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 50 \mu A; V_{CC} = 4.5 V$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_{O}$ = 8.0 mA; $V_{CC}$ = 4.5 V	-	-	0.36	-	0.44	-	0.55	V

74AHC\_AHCT273\_Q100

All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserved

 Table 6.
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		_40 °C	-40 °C to +85 °C		-40 °C to +125 °C	
Cymbol	T di diffictor	Conditions	Min	Тур	Max	Min	Max	Min	Max	Unit
	in a set la alsa a a	V	IVIIII	тур		IVIIII		IAIIII		_
l <sub>l</sub>	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	0.1	-	1.0	-	2.0	μА
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
Cı	input capacitance		-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF
74AHCT	273-Q100									
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	8.0	-	0.8	-	0.8	V
011	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	$I_{O} = -50  \mu A$	4.4	-	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.80	-	3.70	-	V
$V_{OL}$	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
	output voltage	I <sub>O</sub> = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 8.0 \text{ mA}$	-	-	0.36	-	0.44	-	0.55	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
Δl <sub>CC</sub>	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}$ ; other pins at $V_{CC}$ or GND; $I_O = 0 \text{ A}$ ; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
C <sub>I</sub>	input capacitance		-	3	10	-	10	-	10	pF
Co	output capacitance		-	4	-	-	-	-	-	pF

## 10. Dynamic characteristics

**Dynamic characteristics** Table 7.

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C to +125 °C		Unit
			I	Min	Typ[1]	Max	Min	Max	Min	Max	
74AHC2	73-Q100	1	'						ı		
t <sub>pd</sub>	propagation	CP to Qn; see Figure 7	[2]								
	delay	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	6.0	13.6	1.0	16.0	1.0	17.0	ns
		$C_L = 50 pF$		-	8.6	17.1	1.0	19.5	1.0	21.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	4.2	9	1.0	10.5	1.0	11.5	ns
		$C_L = 50 pF$		-	6.0	11.0	1.0	12.5	1.0	14.0	ns
		MR to Qn; see Figure 8	[3]								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	5.1	13.6	1.0	16.0	1.0	17.0	ns
		$C_L = 50 pF$		-	7.3	17.1	1.0	19.5	1.0	21.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.7	8.5	1.0	10.0	1.0	11.0	ns
		$C_L = 50 pF$		-	5.3	10.5	1.0	12.0	1.0	13.5	ns
	maximum	see Figure 7									
	frequency	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$									
		C <sub>L</sub> = 15 pF		75	120	-	65	-	65	-	MHz
		$C_L = 50 \text{ pF}$		50	75	-	45	-	45	-	MHz
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		$C_L = 15 \text{ pF}$	•	120	165	-	100	-	100	-	MHz
		$C_L = 50 pF$		80	110	-	70	-	70	-	MHz
$t_W$	pulse width	CP HIGH or LOW; see <u>Figure 7</u>									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-	-	6.5	-	6.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
		MR LOW; see Figure 8									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		5.0	-	-	6.0	-	6.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		5.0	-	-	5.0	-	5.0	-	ns
t <sub>su</sub>	set-up time	Dn to CP; see Figure 9									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		3.0	-	-	3.0	-	3.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		3.0	-	-	3.0	-	3.0	-	ns
t <sub>h</sub>	hold time	Dn to CP; see Figure 9									
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.0	-	-	1.0	-	1.0	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		1.0	-	-	1.0	-	1.0	-	ns

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.

Symbol	Parameter	Conditions			25 °C		-40 °C t	o +85 °C	-40 °C t	to +125 °C	Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
t <sub>rec</sub>	recovery	MR to CP; see Figure 8							1		
	time	$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		2.5	-	-	2.5	-	2.5	-	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		2.0	-	-	2.0	-	2.0	-	ns
$C_{PD}$	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ [4]		-	14	-	-	-	-	-	pF
74AHCT	273-Q100; V <sub>C</sub>	<sub>C</sub> = 4.5 V to 5.5 V									
t <sub>pd</sub>	propagation delay	CP to Qn; see Figure 7	[2]								
		C <sub>L</sub> = 15 pF		-	4.0	7.5	1.0	8.8	1.0	9.5	ns
		$C_L = 50 \text{ pF}$		-	5.8	9.2	1.0	10.5	1.0	11.5	ns
		MR to Qn; see Figure 8	[3]								
		C <sub>L</sub> = 15 pF		-	3.9	10.0	1.0	11.6	1.0	12.5	ns
		C <sub>L</sub> = 50 pF		-	5.6	11.0	1.0	12.6	1.0	14.0	ns
f <sub>max</sub>	maximum	see Figure 7									
	frequency	C <sub>L</sub> = 15 pF		75	120	-	65	-	65	-	MHz
		$C_L = 50 \text{ pF}$		50	75	-	45	-	45	-	MHz
$t_{W}$	pulse width	CP HIGH or LOW; see Figure 7		5.0	-	-	6.5	-	6.5	-	ns
		MR LOW; see Figure 8		5.0	-	-	6.0	-	6.0	-	ns
t <sub>su</sub>	set-up time	Dn to CP; see Figure 9		3.0	-	-	3.0	-	3.0	-	ns
t <sub>h</sub>	hold time	Dn to CP; see Figure 9		1.0	-	-	1.0	-	1.0	-	ns
t <sub>rec</sub>	recovery time	MR to CP; see Figure 8		2.5	-	-	2.5	-	2.5	-	ns
$C_{PD}$	power dissipation capacitance	$f_i = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$	<u>[4]</u>	-	18	-	-	-	-	-	pF

<sup>[1]</sup> Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V and  $V_{CC}$  = 5.0 V).

[4]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ).

 $P_D = C_{PD} \times V_{CC}{}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}{}^2 \times f_o) \text{ where:}$ 

 $f_i$  = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;

C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;


N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup>  $t_{pd}$  is the same as  $t_{PHL}$  only.

#### 11. Waveforms









Table 8. **Measurement points** 

Туре	Input	Output		
	V <sub>M</sub>	V <sub>M</sub>		
74AHC273-Q100	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$		
74AHCT273-Q100	1.5 V	0.5 × V <sub>CC</sub>		



Test data is given in Table 9.

Definitions test circuit:

 $R_T$  = termination resistance should be equal to output impedance  $Z_o$  of the pulse generator.

 $C_L$  = load capacitance including jig and probe capacitance.

Fig 10. Test circuit for measuring switching times


Table 9. Test data

Туре	Input		Load	Test
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	
74AHC273-Q100	V <sub>CC</sub>	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>
74AHCT273-Q100	3.0 V	≤ 3.0 ns	15 pF, 50 pF	t <sub>PLH</sub> , t <sub>PHL</sub>

### 12. Package outline

#### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE	
SOT163-1	075E04	MS-013			<del>99-12-27</del> 03-02-19	

Fig 11. Package outline SOT163-1 (SO20)

74AHC\_AHCT273\_Q100


All information provided in this document is subject to legal disclaimers.

© Nexperia B.V. 2017. All rights reserve

13 of 19

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT360-1		MO-153				<del>99-12-27</del> 03-02-19	

Fig 12. Package outline SOT360-1 (TSSOP20)

74AHC\_AHCT273\_Q100

All information provided in this document is subject to legal disclaimers.

DHVQFN20: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 20 terminals; body 2.5 x 4.5 x 0.85 mm SOT764-1




Fig 13. Package outline SOT764-1 (DHVQFN20)

74AHC\_AHCT273\_Q100 All ini

All information provided in this document is subject to legal disclaimers.

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
LSTTL	Low-power Schottky Transistor-Transistor Logic
MM	Machine Model
MIL	Military
MOS	Metal-Oxide Semiconductor

## 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74AHC_AHCT273_Q100 v.1	20130327	Product data sheet	-	-

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition				
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.				
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.				
Product [short] data sheet	Production	This document contains the product specification.				

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nexperia.com/profile/terms">http://www.nexperia.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

74AHC\_AHCT273\_Q100

17 of 19

# 74AHC273-Q100; 74AHCT273-Q100

#### Octal D-type flip-flop with reset; positive-edge trigger

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nexperia.com

For sales office addresses, please send an email to: salesaddresses@nexperia.com

# 74AHC273-Q100; 74AHCT273-Q100

### **Nexperia**

Octal D-type flip-flop with reset; positive-edge trigger

### 17. Contents

1	General description 1
2	Features and benefits
3	Ordering information
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
11	Waveforms
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks
16	Contact information
17	Contents