## LC75700T

## Key Scanning IC

## Overview

The LC75700T is a key scanning LSI that accepts input from up to 30 keys and can control up to four general purpose output ports. Therefore it can reduce the number of lines to the front panel in application systems.

## Features

- Key input function for up to 30 keys.
- General-purpose output ports for up to four pins.
- A key scan is performed only when a key is pressed, and thus power dissipation is reduced.
- Serial data I/O supports CCB* format communication with the system controller.
- Switching between the key scan output port and general purpose output port functions can be controlled by the control data.
- The $\overline{\mathrm{RES}}$ pin is provided. This pin disables key scanning, and forces the general-purpose output ports to the low level.
- RC oscillator circuit


## ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| LC75700T-MPB-E | TSSOP20(225mil) <br> (Pb-Free) | $70 /$ Fan-Fold |
| LC75700T-TLM-E | TSSOP20(225mil) <br> (Pb-Free) | 2000 / Tape \&Reel |
| LC75700TS-MPB-E | TSSOP20(225mil) <br> (Pb-Free) | $70 /$ Fan-Fold |
| LC75700TS-TLM-E | TSSOP20(225mil) <br> (Pb-Free) | $2000 /$ Tape \&Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com


TSSOP20 4.4×6.5 / TSSOP20 (225 mil)

## LC75700T

## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {SS }}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\mathrm{DD}}$ max | $V_{\text {DD }}$ | -0.3 to +7.0 | V |
| Input voltage | $\mathrm{V}_{\text {IN }} 1$ | CE, CL, DI, $\overline{\text { RES }}$ | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{\text {IN }} 2$ | OSC, KI1 to KI5 | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}{ }^{1}$ | DO | -0.3 to +7.0 | V |
|  | $\mathrm{V}_{\text {OUT }}{ }^{2}$ | OSC, KS1 to KS6, P1 to P4 | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ |  |
| Output current | lout ${ }^{1}$ | KS1 to KS6 | 1 | mA |
|  | lout ${ }^{2}$ | P1 to P4 | 5 |  |
| Allowable power dissipation | Pd max | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | 150 | mW |
| Operating temperature | Topr |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -50 to +150 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Ranges at $\mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Conditions |  | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Supply voltage | $\mathrm{V}_{\mathrm{DD}}$ | $V_{D D}$ |  | 2.7 | 5.0 | 5.5 | V |
| Input high level voltage | $\mathrm{V}_{\mathrm{H} 1} 1$ | CE, CL, DI, $\overline{\mathrm{RES}}$ |  | $0.8 \mathrm{~V}_{\mathrm{DD}}$ |  | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{H}}{ }^{2}$ | KI1 to Kı5 |  | $0.6 \mathrm{~V}_{\mathrm{DD}}$ |  | $V_{D D}$ |  |
| Input low level voltage | $\mathrm{V}_{\text {IL }}$ | CE, CL, DI, $\overline{\text { RES }}$, KI1 to KI5 |  | 0 |  | 0.2 $\mathrm{V}_{\mathrm{DD}}$ | V |
| Recommended external resistance | Rosc | OSC |  |  | 39 |  | $\mathrm{k} \Omega$ |
| Recommended external capacitance | Cosc | OSC |  |  | 1000 |  | pF |
| Guaranteed oscillator range | fosc | OSC |  | 19 | 38 | 76 | kHz |
| Low level clock pulse width | tøL | CL | See figure 1. | 160 |  |  | ns |
| High level clock pulse width | tøH | CL | See figure 1. | 160 |  |  | ns |
| Data setup time | tds | DI, CL | See figure 1. | 160 |  |  | ns |
| Data hold time | tdh | DI, CL | See figure 1. | 160 |  |  | ns |
| CE wait time | tcp | CE, CL | See figure 1. | 160 |  |  | ns |
| CE setup time | tcs | CE, CL | See figure 1. | 160 |  |  | ns |
| CE hold time | tch | CE, CL | See figure 1. | 160 |  |  | ns |
| DO output delay time | tdc | DO R $\mathrm{PU}=4.7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF} * 1$ | See figure 1. |  |  | 1.5 | $\mu \mathrm{s}$ |
| DO rise time | tdr | DO R PU $=4.7 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}{ }^{*} 1$ | See figure 1. |  |  | 1.5 | $\mu \mathrm{s}$ |

Note: *1. Since DO is an open-drain output, these times depend on the values of the pull-up resistor $R_{P U}$ and the load capacitance $C_{L}$.

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

## LC75700T

Electrical Characteristics in the Allowable Operating Ranges

| Parameter | Symbol | Pin Name | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | min | typ | max |  |
| Hysteresis | VH | CE, CL, DI, $\overline{\mathrm{RES}}, \mathrm{KI} 1$ to KI5 |  |  | 0.1 VDD |  | V |
| Input high level current | $\mathrm{IIH}^{\text {H }}$ | CE, CL, DI, $\overline{\mathrm{RES}}$ | $\mathrm{V}_{1}=5.5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Input low level current |  | CE, CL, DI, $\overline{\mathrm{RES}}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -5 |  |  | $\mu \mathrm{A}$ |
| Input floating voltage | $\mathrm{V}_{\text {IF }}$ | KI1 to KI5 |  |  |  | $0.05 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Pull-down resistance | RPD | KI1 to KI5 | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ | 50 | 100 | 250 | $\mathrm{k} \Omega$ |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}$ | 100 | 200 | 500 |  |
| Output off leakage current | loffh | DO | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  |  | 6 | $\mu \mathrm{A}$ |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}} 1$ | KS1 to KS6 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=-500 \mu \mathrm{~A} \end{aligned}$ | $V_{D D}-1.0$ | $V_{D D}-0.5$ | $V_{D D}-0.2$ | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=-250 \mu \mathrm{~A} \end{aligned}$ | $V_{D D}-0.8$ | $V_{D D}-0.4$ | $V_{D D}-0.1$ |  |
|  | $\mathrm{V}_{\mathrm{OH}} 2$ | P1 to P4 | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | $V_{D D}-0.9$ |  |  |  |
| Output low level voltage | $\mathrm{V}_{\text {OL }} 1$ | KS1 to KS6 | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=25 \mu \mathrm{~A} \end{aligned}$ | 0.2 | 0.5 | 1.5 | V |
|  |  |  | $\begin{aligned} & V_{D D}=2.7 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=12.5 \mu \mathrm{~A} \end{aligned}$ | 0.1 | 0.4 | 1.2 |  |
|  | $\mathrm{V}_{\mathrm{OL}} 2$ | P1 to P4 | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 0.9 |  |
|  | $\mathrm{V}_{\mathrm{OL}} 3$ | DO | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  | 0.1 | 0.5 |  |
| Oscillator frequency | fosc | OSC | $\begin{aligned} & \text { Rosc }=39 \mathrm{k} \Omega \\ & \text { Cosc }=1000 \mathrm{pF} \end{aligned}$ | 30.4 | 38 | 45.6 | kHz |
| Current drain | $\mathrm{I}_{\mathrm{DD} 1}$ | $V_{D D}$ | Key scan standby state |  |  | 5 | $\mu \mathrm{A}$ |
|  | $\mathrm{IDD}^{2}$ | $V_{D D}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \text { Output open } \\ & \text { fosc }=38 \mathrm{kHz} \end{aligned}$ |  | 200 | 400 |  |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## Pin Assignment



1. When CL is stopped at the low level

2. When CL is stopped at the high level


Figure 1

## Block Diagram



## Pin Functions

| Pin | Pin No. | Function | Active | I/O | Handling when unused |
| :---: | :---: | :---: | :---: | :---: | :---: |
| KI1 to KI5 | 1 to 5 | Key scan inputs. These pins have built-in pull-down resistors. | H | 1 | GND |
| KS1 to KS3 | 6 to 8 | Key scan outputs. Although normal key scan timing lines require diodes to be inserted in the timing lines to prevent shorts, since these outputs are unbalanced CMOS transistor outputs, these outputs will not be damaged by shorting when these outputs are used to from a key matrix. | - | 0 | Open |
| KS4/P4 to KS6/P2 | 9 to 11 | Key scan outputs and general-purpose output ports shared-function pins. These pins can be set the key scan output ports or the general-purpose output ports by the control data "KP1 and KP2". | - | 0 | Open |
| P1 | 12 | The P1 is general-purpose output ports. | - | 0 | Open |
| OSC | 14 | Oscillator connection. An oscillator circuit is formed by connecting an external resistor and capacitor at this pin. | - | I/O | $V_{D D}$ |
| $\overline{\mathrm{RES}}$ | 16 | Reset input. that re-initializes the LSI internal states. This pin must be used. <br> - When $\overline{\mathrm{RES}}$ is low ( $\mathrm{V}_{\mathrm{SS}}$ ) <br> - Key scanning disabled: KS1 to KS3 = low (VSS). <br> - Key scan outputs and general output ports shared-function pins: KS4/P4 to KS6/P2 = low (VSS). <br> — General-purpose output port: P1 = low (VSS). <br> - All the key data is reset to low. <br> - When $\overline{\mathrm{RES}}$ is high ( $\mathrm{V}_{\mathrm{DD}}$ ) <br> - The states of the pins as key scan output pins or general-purpose output ports, must be set with the control data. <br> - And key scanning is a enabled. <br> Note that serial data must be transferred when $\overline{\mathrm{RES}}$ is high. | L | 1 | GND |
| CE | 18 | Serial data interface. Connections to the controller. Note that DO, being an open-drain output, requires a pull-up resistor. <br> CE: Chip enable <br> CL: Synchronization clock <br> DI: Transfer data <br> DO: Output data | H | 1 | GND |
| CL | 19 |  | $\checkmark$ | 1 |  |
| DI | 20 |  | - | 1 |  |
| DO | 17 |  | - | O | Open |
| $V_{\text {DD }}$ | 15 | Power supply. A voltage of between 2.7 V and 5.5 V must be supplied. | - | - | - |
| $\mathrm{V}_{S S}$ | 13 | Ground. Must be connected to the system ground. | - | - | - |

## Serial Data Input

1．When CL is stopped at the low level
CE $\qquad$ $\longdiv { L }$

CL $\square$几几 $\square$

DO $\qquad$

2．When CL is stopped at the high level

CE $\qquad$


CL


－CCB address：62H
－KC1 to KC6：Key scan output state setting data
－PC1 to PC4：General－purpose output port state setting data
－KP1，KP2：Selection data between the key scan output ports and the general－purpose output ports．

## Control Data Functions

1.KP1, KP2: Selection data between the key scan output ports and the general-purpose output ports.

These control data bits switch the functions of the KS4/P4 to KS6/P2 output pins between the key scan output port and the general-purpose output port.

| KP1 | KP2 | Output pins |  |  | Maximum number <br> of key inputs | Number of general-purpose <br> output ports (+ P1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | KS4/P4 | KS5/P3 | KS6/P2 |  | $0(+1)$ |
| 0 | 0 | KS4 | KS5 | KS6 | 30 | $1(+1)$ |
| 1 | 0 | KS4 | KS5 | P2 | 25 | $2(+1)$ |
| 0 | 1 | KS4 | P3 | P2 | 20 | $3(+1)$ |
| 1 | 1 | P4 | P3 | P2 | 15 |  |

2. KC1 to KC6: Key scan output state setting data

These control data bits set the states of the key scan output pins KS1 to KS6.

| Output pins | KS1 | KS2 | KS3 | KS4 | KS5 | KS6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Key scan output state setting data | KC1 | KC2 | KC3 | KC4 | KC5 | KC6 |

For example, if the KS4/P4 to KS6/P2 output pins are set to function as key scan output ports, when KC 1 to KC 3 are set to 1 and KC4 to KC6 are set to 0 , in the key scan standby state, the KS1 to KS3 output pins will output the high level $\left(\mathrm{V}_{\mathrm{DD}}\right)$ and the KS4 to KS6 pins will output the low level $\left(\mathrm{V}_{\mathrm{SS}}\right)$. Note that key scan output signals are not output from output pins that are set to the low level.
3.PC1 to PC4: General-purpose output port state setting data

These control data bits set the states of the general-purpose output ports P1 to P4.

| Output pins | P1 | P2 | P3 | P4 |
| :---: | :---: | :---: | :---: | :---: |
| General-purpose output port state setting data | PC1 | PC2 | PC3 | PC4 |

For example, if the KS4/P4 to KS6/P2 output pins are set to function as general-purpose output ports, when PC1 and PC 2 are set to 1 , and PC 3 and PC 4 are set to 0 , the P 1 and P 2 output pins will output the high level $\left(\mathrm{V}_{\mathrm{DD}}\right)$, and P 3 and P4 will output the low level $\left(\mathrm{V}_{\mathrm{SS}}\right)$.

## Serial Data Output

1. When CL is stopped at the low level

2. When CL is stopped at the high level


Note: If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) will be invalid.

## Output Data

1.KD1 to KD30: Key data

When a key matrix of up to 30 keys is formed from the KS1 to KS6 key scan output pins and the KI1 to KI5 key scan input pins and one of those key is pressed, the key output data corresponding to that key will be set to 1 . The table shows the relationship between those pins and the key data bits.

|  | KI1 | KI2 | KI3 | KI4 | KI5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| KS1 | KD1 | KD2 | KD3 | KD4 | KD5 |
| KS2 | KD6 | KD7 | KD8 | KD9 | KD10 |
| KS3 | KD11 | KD12 | KD13 | KD14 | KD15 |
| KS4 | KD16 | KD17 | KD18 | KD19 | KD20 |
| KS5 | KD21 | KD22 | KD23 | KD24 | KD25 |
| KS6 | KD26 | KD27 | KD28 | KD29 | KD30 |

When the KS4/P4 to KS6/P2 output pins are set to function as the general-purpose output ports with the control data "KP1 and KP2", and a key matrix of up to 15 keys is formed from the KS1 to KS3 output pins and the KI1 to KI5 input pins, the KD16 to KD30 key data bits will be set to 0 .

## Key Scan Operation Functions

1.Key scan timing

The key scan period is 288 T (s). To reliably determine the on/off state of the keys, this LSI scans the keys twice and determines that a key has been pressed when the key data agrees. It outputs a key data read request (a low level on DO) 615 T (s) after starting a key scan. If the key data does not agree and a key was pressed at that point, it scans the keys again. Thus this LSI cannot detect a key press shorter than 615T (s).


## 2. Key scan operation

-The pins KS1 to KS6 are set to the high or low state by the control data.
-If a key on one of the lines corresponding to a KS1 to KS6 pin which is set high is pressed, the oscillator on the OSC pin is started and a key scan is performed. Keys are scanned until all keys are released. Multiple key presses are recognized by determining whether multiple key data bits are set.
-If a key is pressed for longer than $615 \mathrm{~T}(\mathrm{~s})$ (where $\mathrm{T}=1$ /fosc) this LSI outputs a key data read request (a low level on DO) to the controller. The controller acknowledges this request and reads the key data. However, if CE is high during a serial data transfer, Do will be set high.

- After the controller reads the key data, the key data read request is cleared (DO is set high) and this LSI performs another key scan. Also note that DO being an open-drain output, requires a pull-up resistor (between $1 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ).


Example: When control data " KP 1 and $\mathrm{KP} 2=0, \mathrm{KC} 1$ to $\mathrm{KC} 5=0, \mathrm{KC} 6=1$ " are executed.
(i.e.key scanning with only KS6 high.)

*3. These diodes are required to reliabled recognize multiple key presses of keys on the KS6 line when state with only KS6 high, as in the above example. That is, these diodes prevent incorrect operations due to sneak currents in the KS6 key scan output signal keys on the KS1 to KS5 lines are pressed at the same time.


## Multiple Key Presses

Although this LSI is capable of key scanning without inserting diodes for dual key presses, triple key presses on the KI1 to KI5 input pin lines, or multiple key presses on the KS1 to KS6 output pin lines, multiple presses other than these cases may result in keys that were not pressed recognized as having been pressed. Therefore, a diode must be inserted in series with each key.Applications that do not recognize multiple key presses of three or more keys should check the key data for three or more 1 bits and ignore such data.

## System Reset

When the power is first applied, the state of function is undefined, so it must be initialized by $\overline{R E S}=$ "L"

## 1.Reset methods

This LSI stopprts the reset methods described below.
When a system reset is applied, key scanning is disabeled, the key data is reset, and the general-purpose output ports are set to and held at the low level $\left(\mathrm{V}_{\mathrm{SS}}\right)$.
Set $\overline{\mathrm{RES}}=$ "H" after the $\overline{\mathrm{RES}}=$ "L" period. And key scanning become possible by the control data are transferred.

2.Internal block states during the reset period.

## - CLOCK GENERATOR

Reset is applied and the basic clock is stopped. (The oscillator on the OSC pin is stopped.)

- KEY SCAN, KEY BUFFER

Reset is applied, the circuit is set to the initial state, and at the same time the key scan operation is disabled.
And all the key data is set to Low. Then, when the control data are transferred, the key scanning operation is enabled.

- GENERAL PORT

Reset is applied and the outputs of P1 to P4 are all set to the low level.

- CCB INTERFACE, SHIFT REGISTER, CONTROL REGISTER

When a reset is applied, The CONTROL REGISTER is forcibly initialized internally. Then, when control data are transferred, the LSI operates according to the control data.

3. Output pin states during a reset

| Output pins | State during a reset |
| :---: | :---: |
| KS1 to KS 3 | L |
| KS4/P4 to $\mathrm{KS} 6 / \mathrm{P} 2$ | L |
| P 1 | L |
| DO | $\mathrm{H} * 4$ |

*4. Since this output pin is an open-drain output, a pull-up resistor of between 1 and $10 \mathrm{k} \Omega$ is required. This pin remains high during the reset period even if a key data read operation is performed.

Sample Application Circuit


Note: $* 5$. When the power is first applied, it must be initialized by $\overline{\mathrm{RES}}=$ " $\mathrm{L} "$.
*6. The DO pin,being an open-drain output, requires a pull-up resistor. Select a resistance (between 1 and $10 \mathrm{k} \Omega$ ) appropriate for the capacitance of the external wiring so that signal waveforms are not degraded.
*7. Each of The KS4/P4 to KS6/P2 pins must be set to either the key scan output port or the general-purpose output port.

## Notes on the controller key data read techniques

1. Timer based key data acquisition
(1) Flowchart

(2) Timing chart

t3: Key scan execution time when the key data agreed for two key scans (615T (s))
t4: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (1230T(s))
t5: Key address ( 63 H ) transfer time
t6: Key data read time
$T=\frac{1}{\text { fosc }}$
(3) Explanation

In this technique, the controller uses a timer to determine key on/off states and read the key data. The controller must check the DO state when CE is low every t 7 period without fail. If DO is low, the controller recognizes that a key has been pressed and executed the key data read operation.
The period t 7 in this technique must satisfy the following condition.

$$
\mathrm{t} 7>\mathrm{t} 4+\mathrm{t} 5+\mathrm{t} 6
$$

If a keydata read operation is executed when DO is high, the read key data (KD1 to KD30) will be invalid.
2. Interrupt based key data acquisition
(1) Flowchart

(2) Timing chart

t3: Key scan execution time when the key data agreed for two key scans (615T (s))
t4: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (1230T(s))
t5: Key address $(63 \mathrm{H})$ transfer time
t6: Key data read time

$$
T=\frac{1}{\mathrm{fosc}}
$$

## LC75700T

(3) Explanation

In this technique, the controller uses interrupts to determine key on/off states and read the key data. The controller must check the DO state when CE is low. If DO is low, the controller recognizes that a key has been pressed and executes the key data read operation. After that the next key on/off determination is performed after the time 88 has elapsed by checking the DO state when CE is low and reading the key data.
The period t8 in this technique must satisfy the following condition.

$$
t 8>t 4
$$

If a key data read operation is executed when DO is high, the read key data (KD1 to KD30) will be invalid.

## PACKAGE DIMENSIONS

unit : mm

TSSOP20 4.4x6.5 I TSSOP20 (225 mil)
CASE 948AX
ISSUE A


NOTE: The measurements are not to guarantee but for reference only.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

> XXXXX = Specific Device Code $Y=$ Year
> $M=$ Month
> DDD = Additional Traceability Data
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, " G " or microdot " m ", may or may not be present.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

