

### **Features**

- 3W Output at 10% THD with a 4Ω Load and 5V Supply
- Supply Voltage from 2.5V to 5.5 V
- Efficiency Up to 89%
- Superior Low Noise without Input
- Few External Components to Save the Space and Cost
- Short Circuit Protection
- Thermal Shutdown
- Space Saving Packages : 2mm X 2mm WCSP 4mm X 4mm Thin QFN
- Pb-Free Packages

### Applications

- LCD Monitor / TV Projector
- Notebook Computers
- Portable Speakers
- Portable DVD Players, Game Machines
- Cellular Phones/Speaker Phones

# **Typical Application Circuit**

### Description

The PAM8404 is a 3W high efficiency filterless class-D audio amplifier in 4mmX4mm QFN and 2mmX2mm wafer chip scale (WCSP) packages that requires few external components.

Features like 89% efficiency, -63dB PSRR, improved RF-rectification immunity, and very small PCB area make the PAM8404 class-D amplifier ideal for cellular handset and PDA applications.

In cellular handsets, the earpiece, speaker phone, and melody ringer can each be driven by the PAM8404. The PAM8404 allows independent gain by summing signals from seperate sources, and has as low as  $43\mu$ V A-weighted noise floor.

PAM8404 is available in QFN 4mmx4mm and WCSP 2mmx2mm packages.





### **Block Diagram**





# Pin Configuration & Marking Information



# **Pin Descriptions**

Name	Pin N	umber	Description
G1	1	B2	Gain select (MSB)
OUTL+	2	A3	Left channel positive differential output
PVDD	3,13	A2	Power supply (must be same voltage as AVDD)
PGND	4,12	C4	Power ground
OUTL-	5	A4	Left channel negative differential output
NC	6,10	-	No connect
SDL	7	B4	Left channel shutdown terminal (active low)
SDR	8	B3	Right channel shutdown terminal (active low)
AVDD	9	D2	Analog supply (must be same voltage as PVDD)
OUTR-	11	D4	Right channel negative differential output
OUTR+	14	D3	Right channel positive differential output
G0	15	C2	Gain select (LSB)
INR+	16	D1	Right channel positive input
INR-	17	C1	Right channel negative input
AGND	18	C3	Analog ground
INL-	19	B1	Left channel negative input
INL+	20	A1	Left channel positive input



## **Absolute Maximum Ratings**

These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for prolonged time periods may affect device reliability. All voltages are with respect to ground.

Supply Voltage6.0V	Maximum Junction Temperature150°C
Input Voltage0.3V to V <sub>DD</sub> +0.3V	Storage Temperature65°C to 150°C
	Soldering Temperature250°C,10 sec

### **Recommended Operating Conditions**

Supply voltage Range.....2.5V to 5.5V

Operation Temperature Range......-40°C to 85°C Junction Temperature Range.....-40°C to 125°C

### **Thermal Information**

Parameter	Symbol	Package	Maximum	Unit	
Thermal Resistance (Junction to Ambient)	θ」Α	WCSP2x2-16	64	°CW	
merman resistance (sunction to Ambient)	UJA	QFN4x4-20	31	0/11	
Thermal Resistance (Junction to Case)	$\theta_{JC}$	WCSP2x2-16	-	°CW	
memar Resistance (Junction to Case)		QFN4x4-20	13		



### **Electrical Characteristic**

#### QFN 4x4 20-Pin

T<sub>A</sub>=25°C, AVDD=PVDD=5V, GND=PGND=0V, unless otherwise noted.

Supply Voltage   Output Power   Total Harmonic Distortion Plus	V <sub>DD</sub>	THD+N=10% f=1kHz R <sub>L</sub> =4 $\Omega$ THD+N=1% f=1kHz R <sub>L</sub> =4 $\Omega$ THD+N=10% f=1kHz R <sub>L</sub> =8 $\Omega$	V <sub>DD</sub> =5V V <sub>DD</sub> =3.6V V <sub>DD</sub> =5V V <sub>DD</sub> =3.6V V <sub>DD</sub> =5V	2.5	3 1.5 2.35 1.2	5.5	V W
Total Harmonic Distortion Plus	Po	THD+N=1% f=1kHz R <sub>L</sub> =4 $\Omega$	V <sub>DD</sub> =3.6V V <sub>DD</sub> =5V V <sub>DD</sub> =3.6V		1.5 2.35		
Total Harmonic Distortion Plus	Po	THD+N=1% f=1kHz R <sub>L</sub> =4 $\Omega$	V <sub>DD</sub> =5V V <sub>DD</sub> =3.6V		2.35		
Total Harmonic Distortion Plus	Po	-	V <sub>DD</sub> =3.6V				
Total Harmonic Distortion Plus	Po	-			1.2		W
Total Harmonic Distortion Plus	ΓO	THD+N=10% f=1kHz R <sub>L</sub> =8 $\Omega$	V <sub>DD</sub> =5V				vv
Total Harmonic Distortion Plus			BB -		1.7		w
Total Harmonic Distortion Plus			V <sub>DD</sub> =3.6V		0.9		vv
Total Harmonic Distortion Plus	I	THD+N=1% f=1kHz R <sub>L</sub> =8 $\Omega$	V <sub>DD</sub> =5V		1.4		w
Total Harmonic Distortion Plus			V <sub>DD</sub> =3.6V		0.7		
Total Harmonic Distortion Plus		$V_{DD}$ =5.0V,Po=0.5W,R <sub>L</sub> =8 $\Omega$	f=1kHz		0.15		%
	THD+N	$V_{DD}$ =3.6V,Po=0.5W,RL=8 $\Omega$			0.27		70
Noise		$V_{DD}$ =5.0V,Po=1W,R <sub>L</sub> =4 $\Omega$	f=1kHz		0.23		%
		$V_{DD}$ =3.6V,Po=1W,R <sub>L</sub> =4 $\Omega$			0.24		
Power Supply Ripple	PSRR	$V_{DD}$ =5.0V, Inputs ac-grounded with	f=100Hz		-48		dB
Rejection	PORK	Cin=1µF	f=1kHz		-63		
Crosstalk	Cs	$V_{DD}$ =5V,Po=0.5W,R <sub>L</sub> =4 $\Omega$ ,Gv=23dB	F=1kHz		-93		dB
Signal-to-noise ratio	SNR	V <sub>DD</sub> =5V, Vorms=1V,Gv=23dB	A-weighting		87		dB
Output noise	Vn	V <sub>DD</sub> =5V, Inputs ac-grounded with Cin=1µF	A-weighting		43		μV
		BW 22Hz-22kHz	No A-weighting		59		
Dynamic range	Dyn	V <sub>DD</sub> =5.0V, THD=1%	A-weighting		97		dB
		R <sub>L</sub> =8Ω, THD=10%	6-41-11-		89		%
Efficiency	η	R <sub>L</sub> =4Ω, THD=10%	f=1kHz		84		
Outres and Ourseat		V <sub>DD</sub> =5V	No. Io o d		11		mA
Quiescent Current	Ι <sub>Q</sub>	V <sub>DD</sub> =3.6V	No load		6		
Shutdown Current	$I_{SD}$	V <sub>DD</sub> =5.5V	Vsd=0.3V		< 1		μA
Static Drain-to-source			PMOS		250		
On-state Resistor	Rdson	I <sub>DS</sub> =500mA,Vgs=5V	NMOS		170		mΩ
Switching Frequency	fsw	V <sub>DD</sub> =3V to 5V			300		kHz
Output Offset Voltage	Vos	Vin=0V, V <sub>DD</sub> =5V			10		mV
			G0=L G1=L		6		dB
			G0=H G1=L		12		
closed-loop voltage gain	Gain	$V_{DD}=5V R_L=4\Omega f=1kHz$	G0=L G1=H		18		
			G0=H G1=H		24		
Over Temperature Protection	OTP				150		
Over Temperature Hysterisis	ОТН	No Load, Junction Temperature			50		°C



## **Electrical Characteristic**

#### WCSP 2x2-16

T<sub>A</sub>=25°C, AVDD=PVDD=5V, GND=PGND=0V, unless otherwise noted.

Parameter	Symbol	Test Conditions		MIN	TYP	MAX	UNIT
Supply Voltage	$V_{DD}$			2.5		5.5	V
		THD+N=10% f=1kHz R∟=4Ω	V <sub>DD</sub> =5V		2.2		w
		1  mD+N = 10% 1 = 1 km2 K <sub>L</sub> = 4Ω	V <sub>DD</sub> =3.6V		1.2		vv
		THD+N=1% f=1kHz R <sub>L</sub> =4 $\Omega$	V <sub>DD</sub> =5V		1.8		W
Output Power	Po		V <sub>DD</sub> =3.6V		1		vv
	F0	THD+N=10% f=1kHz RL=8Ω	V <sub>DD</sub> =5V		1.5		W
			V <sub>DD</sub> =3.6V		0.8		vv
		THD+N=1% f=1kHz R∟=8Ω	V <sub>DD</sub> =5V		1.2		w
			V <sub>DD</sub> =3.6V		0.6		vv
		$V_{DD}$ =5.0V,Po=0.5W,R <sub>L</sub> =8 $\Omega$	f=1kHz		0.3		%
Total Harmonic Distortion Plus	THD+N	$V_{DD}$ =3.6V,Po=0.5W,R <sub>L</sub> =8 $\Omega$	I= I KI IZ		0.4		%
Noise		$V_{DD}$ =5.0V,Po=1W,R <sub>L</sub> =4 $\Omega$	f-11/11-7		0.3		
		$V_{DD}$ =3.6V,Po=1W,RL=4 $\Omega$	f=217Hz f=1kHz A-weighting A-weighting		0.2		
Power Supply Ripple Rejection	PSRR	$V_{DD}$ =5.0V, Inputs ac-grounded with Cin=1µF	f=217Hz		-50		dB
Crosstalk	Cs	V <sub>DD</sub> =5V,Po=0.5W,R <sub>L</sub> =4Ω,Gv=23dB	f=1kHz		-70		dB
Signal-to-noise ratio	SNR	V <sub>DD</sub> =5V, Vorms=1V,Gv=23dB	A-weighting		85		dB
Output noise	Vn	V <sub>DD</sub> =5V, Inputs ac-grounded with Cin=1µF	A-weighting		34	μV	
		BW 22Hz-22kHz	No A-weighting		54		
Dynamic range	Dyn	V <sub>DD</sub> =5.0V, THD=1%	A-weighting		98		dB
Efficiency		R <sub>L</sub> =8Ω, THD=10%	f=1kHz		85		%
Efficiency	η	$R_L$ =4 $\Omega$ , THD=10%			75		70
Quipagent Current		V <sub>DD</sub> =5V	No load		12		mA
Quiescent Current	Ι <sub>Q</sub>	V <sub>DD</sub> =3.6V	NO IDAU		7		
Shutdown Current	I <sub>SD</sub>	V <sub>DD</sub> =2.5V to 5.5V	Vsd=0.3V		< 1		μA
Static Drain-to-source			PMOS		500		
On-state Resistor	Rdson	I <sub>DS</sub> =500mA,Vgs=5V	NMOS		460		mΩ
Switching Frequency	fsw	V <sub>DD</sub> =5V			300		kHz
Output Offset Voltage	Vos	Vin=0V, V <sub>DD</sub> =5V			20		mV
			G0=L G1=L		6		dB
			G0=H G1=L		12		
closed-loop voltage gain	Gain	$V_{DD}$ =5V R <sub>L</sub> =4 $\Omega$ f=1kHz	G0=L G1=H		18	Ī	
			G0=H G1=H		24		
Over Temperature Protection	OTP	No Lood Junction Temperature			150		°C
Over Temperature Hysterisis	ОТН	No Load, Junction Temperature			50		



# Typical Operating Characteristics $(T_A=25^{\circ}C)$







# Typical Operating Characteristics $(T_A=25^{\circ}C)$





PSSR vs Frequency Input ac-ground,  $V_{DD}$ =5V 200mVpp,  $R_L$ =4 $\Omega$ ,  $C_{IN}$ =1 $\mu$ F, gain=16dB







www.poweranalog.com

50

100

1

L to R

200

500

**Power Analog Microelectronics, Inc** 

Hz

1k

2k

-10

-10

-11

А

20k

10k

5k



# Typical Operating Characteristics $(T_A=25^{\circ}C)$



Pow er Supply Voltage(V)

### Power Analog Microelectronics, Inc

Pow er Supply Voltage(V)

6

6



# **Typical Operating Characteristics** (T<sub>A</sub>=25°C)





Hz

Hz

4



# **Typical Operating Characteristics** (T<sub>A</sub>=25°C)

#### WCPS 2x2-16





Hz

www.poweranalog.com

Hz

Ao

20k

Αρ

20k

Ap



# **Typical Operating Characteristics** (T<sub>A</sub>=25°C)



Pow er Supply Voltage(V)

### **Power Analog Microelectronics, Inc**

5.5

5.5

6

6



# Test Setup for Performance Testing



#### Notes

1. The AP AUX-0025 low pass filter is necessary for class-D amplifier measurement with AP analyzer.

2. Two 22µH inductors are used in series with load resistor to emulate the small speaker for efficiency measurement.



### **Application Information**

#### Gain Settin

The gain of PAM8404 can be selected as 6,12,18 or 24 dB utilizing the G0 and G1 gain setting pins. The gains showed in the following table are realized by changing the input resistors inside the amplifier. The input impedance changes with the gain setting.

	Table-1: Gain Octaing						
G1	G0	GAIN	GAIN	INPUT IMPEDANCE			
		(V/V)	(dB)	(kΩ)			
0	0	2	6	28.1			
0	1	4	12	17.3			
1	0	8	18	9.8			
1	1	16	24	5.2			

Tab	le-1·	Gain	Setting
ιαν	16-1.	Oann	Jetting

For optimal performance the gain should be set to 2x (Ri=150k $\Omega$ ). Lower gain allows the PAM8404 to operate at its best, and keeps a high voltage at the input making the inputs less susceptible to noise. In addition to these features, lower value of Gain minimizes pop noise.

#### Input Capacitors (Ci)

In the typical application, an input capacitor, Ci, is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, Ci and the input impedance Ri form a high-pass filter with the corner frequency determined by the follow equation:

$$f_c = \frac{1}{(2\pi RiCi)}$$

It is important to consider the value of Ci as it directly affects the low frequency performance of the circuit. When Ri is  $28.1k\Omega$  and the specification calls for a flat bass response are down to 200Hz, the equation is reconfigured as follows:

$$\mathrm{Ci} = \frac{1}{\left(2\pi\mathrm{R_i}\mathrm{f_c}\right)}$$

When input resistance variation is considered, the Ci is 28nF, so one would likely choose a value of 33nF. A further consideration for this capacitor is the leakage path from the input source through the input network (Ci, Ri + Rf) to the load. This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications.

### Power Analog Microelectronics, Inc

For this reason, a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications as the DC level is held at  $V_{\text{DD}}/2$ , which is likely higher than the source DC level. Please note that it is important to confirm the capacitor polarity in the application.

If the corner frequency is within the audio band, the capacitors should have a tolerance  $\pm 10\%$  or better, because any mismatch in capacitance cause an impedance mismatch at the corner frequency and below.

#### Decoupling Capacitor (CS)

The PAM8404 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) as low as possible. Power supply decoupling also prevents the oscillations causing by long lead length between the amplifier and the speaker.

The optimum decoupling is achieved by using two different types of capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent series-resistance (ESR) ceramic capacitor, typically 1 $\mu$ F, is placed as close as possible to the device each VDD and PVDD pin for the best operation. For filtering lower frequency noise signals, a large ceramic capacitor of 10 $\mu$ F or greater placed near the audio power amplifier is recommended.

#### How to Reduce EMI

Most applications require a ferrite bead filter for EMI elimination as shown at Figure 1. The ferrite filter reduces EMI of around 1MHz and higher. When selecting a ferrite bead, choose one with high impedance at high frequencies and low impedance at low frequencies.



Figure 1: Ferrite Bead Filter to Reduce EMI



#### Shutdown operation

In order to reduce power consumption while not in use, the PAM8404 contains shutdown circuitry to turn off the amplifier's bias circuitry. It features independent shutdown controls for each channel. This shutdown turns the amplifier off when logic low is placed on the SDx pin. By switching the shutdown pin to GND, the PAM8404 supply current draw will be minimized in idle mode.

#### Short Circuit Protection (SCP)

The PAM8404 has short circuit protection circuitry on the outputs to prevent the device from damage when output-to-output shorts or output-to-GND shorts occur. When a short circuit occurs, the device immediately goes into shutdown state. Once the short is removed, the device will be reactivated.

#### **Over Temperature Protection (OTP)**

Thermal protection on the PAM8404 prevents the device from damage when the internal die temperature exceeds 150°C. There is a 15°C tolerance on this trip point from device to device. Once the die temperature exceeds the set point, the device will enter the shutdown state and the outputs are disabled. This is not a latched fault. The thermal fault is cleared once the temperature of the die decreased by 50°C. This large hysteresis will prevent motor boating sound well and the device begins normal operation at this point with no external system interaction.

#### POP and Click Circuitry

The PAM8404 contains circuitry to minimize turnon and turn-off transients or "click and pops", where turn-on refers to either power supply turnon or device recover from shutdown mode. When the device is turned on, the amplifiers are internally muted. An internal current source ramps up the internal reference voltage. The device will remain in mute mode until the reference voltage reach half supply voltage  $V_{DD}/2$ . As soon as the reference voltage is stable, the device will begin full operation. For the best power-off pop performance, the amplifier should be set in shutdown mode prior to removing the power supply voltage.

#### PCB Layout Guidelines

#### Grounding

It is recommended to use plane grounding or separate grounds. Do not use one line connecting power GND and analog GND. Noise currents in the output power stage need to be returned to output noise ground and nowhere else. When these currents circulate elsewhere, they may get into the power supply, or the signal ground, etc, even worse, they may form a loop and radiate noise. Any of these instances results in degraded amplifier performance. The output noise ground that the logical returns for the output noise currents associated with class D switching must tie to system ground at the power exclusively. Signal currents for the inputs, reference need to be returned to quite ground. This ground only ties to the signal components and the GND pin. GND then ties to system ground.

#### **Power Supply Line**

Same as the ground, VDD and PVDD need to be separately connected to the system power supply. It is recommended that all the trace could be routed as short and thick as possible. For the power line layout, just imagine water stream, any barricade placed in the trace (shown in figure 2) could result in the bad performance of the amplifier.



Figure 2: Power Line

#### **Components Placement**

Decoupling capacitors-As previously described, the high-frequency  $1\mu$ F decoupling capacitors should be placed as close to the power supply terminals (VDD and PVDD) as possible. Large bulk power supply decoupling capacitors ( $10\mu$ F or greater) should be placed near the PAM8404 on the PVDD terminal.

Input capacitors need to be placed very close to input pins.

Output filter - The ferrite EMI filter should be placed as close to the output terminals as possible for the best EMI performance, and the capacitors used in the filters should be grounded to system ground.



# **Ordering Information**



Part Number	Marking	Package Type	Shipping Package
PAM8404ZER	FR YW	WCSP 16	3,000 Units/Tape & Reel
PAM8404KGR	P8404 XXXYW	QFN4x4 20L	3,000 Units/Tape & Reel



# **Outline Dimensions**







# **Outline Dimensions**

### QFN4x4-20L









**Bottom View** 

Side	View

Symbol	Dimensions I	n Millimeters	Dimensions In Inches	
Symbol	Min.	Max.	Min.	Max.
A	0.700/0.800	0.800/0.900	0.028/0.031	0.031/0.035
A1	0.000	0.050	0.000	0.002
A3	0.203	REF.	0.008REF.	
D	3.900	4.100	0.154	0.161
E	3.900	4.100	0.154	0.161
D1	1.900	2.100	0.075	0.083
E1	1.900	2.100	0.075	0.083
k	0.200	MIN.	0.008MIN.	
b	0.180	0.300	0.007	0.012
е	0.500	TYP.	0.020	TYP.
L	0.300	0.500	0.012	0.020