

ISL5216EVAL Schematics


Table Of Contents



| | |
|--------|---------------------------------------------|
| Page 1 | ISL5216EVAL Schematics - Title Page |
| Page 2 | ISL5216EVAL Schematics - ISL5216 |
| Page 3 | ISL5216EVAL Schematics - Data Input |
| Page 4 | ISL5216EVAL Schematics - Data Output |
| Page 5 | ISL5216EVAL Schematics - Clock Distribution |
| Page 6 | ISL5216EVAL Schematics - Programmable Logic |
| Page 7 | ISL5216EVAL Schematics - Control Interface |
| Page 8 | ISL5216EVAL Schematics - SRAM |
| Page 9 | ISL5216EVAL Schematics - Power |

Highest Referenced Designators:



C109
J14
JP12
L1
R61
TP11
T9
U17
Y1



Unused Designators:












Test point for extra floating point bits for C & D (A & B are connected to the LVDS connectors)














NOTE: The supply planes of the ISL5216 are isolated to provide the means for measuring current consumption of the part.




NOTE: When HSP50216 installed on board, use V33 plane for supply.
When ISL5216 installed on board, use V25 plane for supply.


NOTE: This header should NOT be installed on the board. Instead, a zero Ohm resistor, or a piece of wire will go between the supply plane and Vapdc_2, depending if ISL5216 or HSP50216 are on board.




U1. Place sets on each side of the part




U2. Connect one each to Vcc pins 7 and 31.




U3. Connect one set to pin 20, PLL Vcc; another to pin 12, LVDS Vcc and the last to pin 36, Vcc




U4. Connect one each to Vcc pins 7 and 31.




U5. Connect one set to pin 20, PLL Vcc; another to pin 12, LVDS Vcc and the last to pin 36, Vcc




U6. Connect one each to Vcc pins 7 and 31.




U7. Connect one to Dvdd pin 10 and one each to Avdd pin 13 and 24.




U8. Connect one set to Vdd pin 4 and another to Vdd pin 13. Connect the caps between the pin and the via. Ground each cap with at least one via.




U9. Connect one set to Vdd pin 4 and another to Vdd pin 13. Connect the caps between the pin and the via. Ground each cap with at least one via.



U11. Connect one each to Vcc pins 19, 40, 80, 101, 140, 161, 201 and 222




U12. Connect one each to pins 3, 26, 37 and 55.




U13. Connect to Vcc near R37 and pin 2




U14. Connect one each to Vcc pins 7 and 18 and one each to Vcc pins 31 and 42.




U18. Connect one each to Vdd pins 15, 41, 65 and 91. Connect one each to Vdd pins 4, 27, 54 and 77




Y1. Connect to Vcc pin 4.



Distribute evenly around V33 supply plane



Distribute evenly around V50 supply plane



Distribute evenly around Vapdc supply plane

