

# EZ-BLE™ Creator Module

## **General Description**

The CYBLE-012011-00 is a Bluetooth<sup>®</sup> Low Energy (BLE) wireless module solution. The CYBLE-012011-00 is a turnkey solution and includes onboard crystal oscillators, trace antenna, passive components, and the Cypress PSoC 4 BLE. Refer to the PSoC 4 BLE datasheet for additional details on the capabilities of the PSoC 4 BLE device used on this module.

The CYBLE-012011-00 supports a number of peripheral functions (ADC, timers, counters, PWM) and serial communication protocols (I $^2$ C, UART, SPI) through its programmable architecture. The CYBLE-012011-00 includes a royalty-free BLE stack compatible with Bluetooth 4.1 and provides up to 23 GPIOs in a 14.52  $\times$  19.20  $\times$  2.00 mm package.

The CYBLE-012011-00 is fully certified and qualified and is an ideal fit for cost sensitive applications.

#### **Module Description**

- Module size: 14.52 mm ×19.20 mm × 2.00 mm (with shield)
- Castellated solder pad connections for ease-of-use
- 128-KB flash memory, 16-KB SRAM memory
- Up to 23 GPIOs configurable as open drain high/low, pull-up/pull-down, HI-Z analog, HI-Z digital, or strong output
- Bluetooth 4.1 qualified single-mode module
  - □ QDID: 79919
  - □ Declaration ID: D029885
- Certified to FCC, ISED, MIC, KC, and CE regulations
- Industrial temperature range: -40 °C to +85 °C
- 32-bit processor (0.9 DMIPS/MHz) with single-cycle 32-bit multiply, operating at up to 48 MHz
- Watchdog timer with dedicated internal low-speed oscillator (ILO)
- Two-pin SWD for programming

#### **Power Consumption**

- TX output power: -18 dbm to +3 dbm
- Received signal strength indicator (RSSI) with 1-dB resolution
- TX current consumption of 15.6 mA (radio only, 0 dbm)
- RX current consumption of 16.4 mA (radio only)
- Low power mode support
  - □ Deep Sleep: 1.3 µA with watch crystal oscillator (WCO) on
  - ☐ Hibernate: 150 nA with SRAM retention
  - ☐ Stop: 60 nA with GPIO (P2.2) or XRES wakeup

#### **Functional Capabilities**

- Up to 22 capacitive sensors for buttons or sliders with best-in-class signal-to-noise ratio (SNR) and liquid tolerance
- 12-bit, 1-Msps SAR ADC with internal reference, sample-and-hold (S/H), and channel sequencer
- Two serial communication blocks (SCBs) supporting I<sup>2</sup>C (master/slave), SPI (master/slave), or UART
- Four dedicated 16-bit timer, counter, or PWM blocks (TCPWMs)
- LCD drive supported on all GPIOs (common or segment)
- Programmable low voltage detect (LVD) from 1.8 V to 4.5 V
- I<sup>2</sup>S master interface
- Bluetooth Low Energy protocol stack supporting generic access profile (GAP) Central, Peripheral, Observer, or Broadcaster roles
- Switches between Central and Peripheral roles on-the-go
- Standard Bluetooth Low Energy profiles and services for interoperability
- Custom profile and service for specific use cases

## **Benefits**

The CYBLE-012011-00 module is provided as a turnkey solution, including all necessary hardware required to use BLE communication standards.

- Proven hardware design ready to use
- Cost optimized for applications without space constraint, Footprint
- Reprogrammable architecture
- Fully certified module eliminates the time needed for design, development and certification processes
- Bluetooth SIG qualified with QDID and Declaration ID
- Flexible communication protocol support
- PSoC Creator™ provides an easy-to-use integrated design environment (IDE) to configure, develop, program, and test a BLE application

**Cypress Semiconductor Corporation**Document Number: 002-02521 Rev. \*G



## More Information

Cypress provides a wealth of data at www.cypress.com to help you to select the right module for your design, and to help you to quickly and effectively integrate the module into your design.

- Overview: EZ-BLE Module Portfolio, Module Roadmap
- PSoC 4 BLE Silicon Datasheet
- Application notes: Cypress offers a number of BLE application notes covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with EZ-BLE modules are:
  - □ AN96841 Getting Started with EZ-BLE Module
  - □ AN91267 Getting Started with PSoC® 4 BLE
  - □ AN97060 PSoC<sup>®</sup> 4 BLE and PRoC<sup>™</sup> BLE Over-The-Air (OTA) Device Firmware Upgrade (DFU) Guide
  - □ AN91162 Creating a BLE Custom Profile
  - □ AN91184 PSoC 4 BLE Designing BLE Applications
  - □ AN92584 Designing for Low Power and Estimating Battery Life for BLE Applications
  - □ AN85951 PSoC® 4 CapSense® Design Guide
- □ AN95089 PSoC® 4/PRoC™ BLE Crystal Oscillator Selection and Tuning Techniques
- AN91445 Antenna Design and RF Layout Guidelines
- Technical Reference Manual (TRM):
  - □ PRoC<sup>®</sup> BLE Technical Reference Manual

- Knowledge Base Articles
  - □ KBA09921 Pin Mapping Differences Between the EZ-BLE™ Creator Evaluation Board (CYBLE-012011-EVAL) and the BLE Pioneer Kit (CY8CKIT-042-BLE)
  - □ KBA97095 EZ-BLÉ™ Module Placement
  - □ KBA210638 RF Regulatory Certifications for CYBLE-012011-00 and CYBLE-212019-00 EZ-BLE™ Creator Modules - KBA210638
  - □ KBA213976 FAQ for BLE and Regulatory Certifications with EZ-BLE modules
  - □ KBA210802 Queries on BLE Qualification and Declaration Processes
  - KBA218122 3D Model Files for EZ-BLE/EZ-BT Modules
- Development Kits:
  - □ CYBLE-012011-EVAL CYBLE-012011-EVAL EZ-BLE™ Creator Evaluation Board
  - □ CY8CKIT-042-BLE Bluetooth® Low Energy (BLE) Pioneer Kit
  - □ CY8CKIT-002 PSoC® MiniProg3 Program and Debug Kit
- Test and Debug Tools:
  - □ CYSmart Bluetooth® LE Test and Debug Tool (Windows)
  - □ CYSmart Mobile Bluetooth<sup>®</sup> LE Test and Debug Tool (Android/iOS Mobile App)

# Two Design Environments to Get You Started Quickly

# PSoC<sup>®</sup> Creator™ Integrated Design Environment (IDE)

PSoC Creator is an Integrated Design Environment (IDE) that enables concurrent hardware and firmware editing, compiling and debugging of PSoC 3, PSoC 4, PSoC 5LP, PSoC 4 BLE, and EZ-BLE module systems with no code size limitations. PSoC peripherals are designed using schematic capture and simple graphical user interface (GUI) with over 120 pre-verified, production-ready PSoC Components™.

PSoC Components are analog and digital "virtual chips," represented by an icon that users can drag-and-drop into a design and configure to suit a broad array of application requirements.

#### Bluetooth Low Energy Component

The Bluetooth Low Energy Component inside PSoC Creator provides a comprehensive GUI-based configuration window that lets you quickly design BLE applications. The Component incorporates a Bluetooth Core Specification v4.1 compliant BLE protocol stack and provides API functions to enable user applications to interface with the underlying Bluetooth Low Energy Sub-System (BLESS) hardware via the stack.

#### EZ-Serial™ BLE Firmware Platform

The EZ-Serial Firmware Platform provides a simple way to access the most common hardware and communication features needed in BLE applications. EZ-Serial implements an intuitive API protocol over the UART interface and exposes various status and control signals through the module's GPIOs, making it easy to add BLE functionality quickly to existing designs.

Use a simple serial terminal and evaluation kit to begin development without requiring an IDE. Refer to the EZ-Serial webpage for User Manuals and instructions for getting started as well as detailed reference materials.

EZ-BLE modules are pre-flashed with the EZ-Serial Firmware Platform. If you do not have EZ-Serial pre-loaded on your module, you can download each EZ-BLE module's firmware images on the EZ-Serial webpage.

#### **Technical Support**

- Frequently Asked Questions (FAQs): Learn more about our BLE ECO System.
- Forum: See if your question is already answered by fellow developers on the PSoC 4 BLE forum.
- Visit our support page and create a technical support case or contact a local sales representatives. If you are in the United States, you can talk to our technical support team by calling our toll-free number: +1-800-541-4736. Select option 2 at the prompt.



## **Contents**

Overview	4
Module Description	4
Pad Connection Interface	
Recommended Host PCB Layout	7
Digital and Analog Capabilities	
and Connections	9
Power Supply Connections	
and Recommended External Components	10
Power Connections	
Connection Options	10
External Component Recommendation	10
Critical Components List	
Antenna Design	
Electrical Specification	
GPIO	
XRES	
Digital Peripherals	
Serial Communication	
Memory	23
System Resources	
Environmental Specifications	
Environmental Compliance	
RF Certification	

Safety Certification	29
Environmental Conditions	29
ESD and EMI Protection	29
Regulatory Information	30
FCC	30
ISED	31
European R&TTE Declaration of Conformity	31
MIC Japan	32
KC Korea	32
Packaging	33
Ordering Information	35
Part Numbering Convention	35
Acronyms	36
Document Conventions	36
Units of Measure	36
Document History Page	37
Sales, Solutions, and Legal Information	39
Worldwide Sales and Design Support	39
Products	39
PSoC® Solutions	39
Cypress Developer Community	
Technical Support	39



## Overview

## **Module Description**

The CYBLE-012011-00 module is a complete module designed to be soldered to the applications main board.

Module Dimensions and Drawing

Cypress reserves the right to select components (including the appropriate BLE device) from various vendors to achieve the BLE module functionality. Such selections will still guarantee that all height restrictions of the component area are maintained. Designs should be held within the physical dimensions shown in the mechanical drawings in Figure 1. All dimensions are in millimeters (mm).

**Table 1. Module Design Dimensions** 

Dimension Item	Specification	
Module dimensions	Length (X)	14.52 ± 0.15 mm
Module difficultisions	Width (Y)	19.20 ± 0.15 mm
Antenna location dimensions	Length (X)	11.00 ± 0.15 mm
Afficentia location difficusions	Width (Y)	5.00 ± 0.15 mm
PCB thickness	Height (H)	0.80 ± 0.10 mm
Shield height	Height (H)	1.20 ± 0.10 mm
Maximum component height	Height (H)	1.20 mm typical (shield)
Total module thickness (bottom of module to highest component)	Height (H)	2.00 mm typical

See Figure 1 on page 5 for the mechanical reference drawing for CYBLE-012011-00.






Figure 1. Module Mechanical Drawing

#### Note

<sup>1.</sup> No metal should be located beneath or above the antenna area. Only bare PCB material should be located beneath the antenna area. For more information on recommended host PCB layout, see Figure 3, Figure 4, Figure 5, and Figure 6 and Table 3.



## **Pad Connection Interface**

As shown in the bottom view of Figure 1 on page 5, the CYBLE-012011-00 connects to the host board via solder pads on the backside of the module. Table 2 and Figure 2 detail the solder pad length, width, and pitch dimensions of the CYBLE-012011-00 module.

Table 2. Solder Pad Connection Description

Name	Connections	Connection Type	Pad Length Dimension	Pad Width Dimension	Pad Pitch
SP	31	Solder Pads	1.02 mm	0.71 mm	1.27 mm


1.02 1.02 1.02 1.02 1.02 1.02 1.02 1.03 1.04

Figure 2. Solder Pad Dimensions (Seen from Bottom)

To maximize RF performance, the host layout should follow these recommendations:

- The ideal placement of the Cypress BLE module is in a corner of the host board with the trace antenna located at the far corner.
   This placement minimizes the additional recommended keep out area stated in item 2. Refer to AN96841 for module placement best practices.
- 2. To maximize RF performance, the area immediately around the Cypress BLE module trace antenna should contain an additional keep out area, where no grounding or signal trace are contained. The keep out area applies to all layers of the host board. The recommended dimensions of the host PCB keep out area are shown in Figure 3 (dimensions are in mm).

Figure 3. Recommended Host PCB Keep Out Area Around the CYBLE-012011-00 Antenna



**Host PCB Keep Out Area Around Trace Antenna** 




# **Recommended Host PCB Layout**

Figure 4, Figure 5, Figure 6, and Table 3 provide details that can be used for the recommended host PCB layout pattern for the CYBLE-012011-00. Dimensions are in millimeters unless otherwise noted. Pad length of 1.27 mm (0.635 mm from center of the pad on either side) shown in Figure 6 is the minimum recommended host pad length. The host PCB layout pattern can be completed using either Figure 4, Figure 5, or Figure 6. It is not necessary to use all figures to complete the host PCB layout pattern.

Figure 4. Host Layout Pattern for CYBLE-012011-00

14.52 1.27 1.27 Typ.0.25 Top View (Seen on Host PCB)

Figure 5. Module Pad Location from Origin



Top View (Seen on Host PCB)




Table 3 provides the center location for each solder pad on the CYBLE-012011-00. All dimensions are referenced to the center of the solder pad. Refer to Figure 6 for the location of each module solder pad.

**Table 3. Module Solder Pad Location** 

Solder Pad (Center of Pad)	Location (X,Y) from Orign (mm)	Dimension from Orign (mils)
1	(0.39, 4.88)	(15.35, 192.13)
2	(0.39, 6.15)	(15.35, 242.13)
3	(0.39, 7.42)	(15.35, 292.13)
4	(0.39, 8.69)	(15.35, 342.13)
5	(0.39, 9.96)	(15.35, 392.13)
6	(0.39, 11.23)	(15.35, 442.13)
7	(0.39, 12.50)	(15.35, 492.13)
8	(0.39, 13.77)	(15.35, 542.13)
9	(0.39, 15.04)	(15.35, 592.13)
10	(0.39, 16.31)	(15.35, 642.13)
11	(0.39, 17.58)	(15.35, 692.13)
12	(2.04, 18.82)	(80.31, 740.94)
13	(3.31, 18.82)	(130.31, 740.94)
14	(4.58, 18.82)	(180.31, 740.94)
15	(5.85, 18.82)	(230.31, 740.94)
16	(7.12, 18.82)	(280.31, 740.94)
17	(8.39, 18.82)	(330.31, 740.94)
18	(9.66, 18.82)	(380.31, 740.94)
19	(10.93, 18.82)	(430.31, 740.94)
20	(12.20, 18.82)	(480.31, 740.94)
21	(13.47, 18.82)	(530.31, 740.94)
22	(14.14, 16.31)	(556.69, 642.12)
23	(14.14, 15.04)	(556.69, 592.12)
24	(14.14, 13.77)	(556.69, 542.12)
25	(14.14, 12.50)	(556.69, 492.12)
26	(14.14, 11.23)	(556.69, 442.12)
27	(14.14, 9.96)	(556.69, 392.12)
28	(14.14, 8.69)	(556.69, 342.12)
29	(14.14, 7.42)	(556.69, 292.12)
30	(14.14, 6.15)	(556.69, 242.12)
31	(14.14, 4.88)	(556.69, 192.12)

Figure 6. Solder Pad Reference Location





# **Digital and Analog Capabilities and Connections**

Table 4 details the solder pad connection definitions and available functions for each connection pad. Table 4 lists the solder pads on CYBLE-012011-00, the BLE device port-pin, and denotes whether the function shown is available for each solder pad. Each connection is configurable for a single option shown with a .

**Table 4. Solder Pad Connection Definitions** 

Solder Pad Number	Device Port Pin	UART	SPI	I <sup>2</sup> C	<b>TCPWM</b> [2,3]	CapSense	WCO Out	ECO Out	LCD	SWD	GPIO
1	XRES			External Re	set Hardware Cor		it				
2	P4.0 <sup>[4]</sup>	√(SCB1_RTS)	✓(SCB1_MOSI)		√(TCPWM0_P)	<b>√</b> (C <sub>MOD</sub> )			<b>/</b>		<b>/</b>
3	P3.7	✓(SCB1_CTS)			✓(TCPWM)	√ (Sensor)	<b>/</b>		1		<b>/</b>
4	P3.6	✓(SCB1_RTS)			✓(TCPWM)	√(Sensor)			<b>✓</b>		<b>✓</b>
5	P3.5	✓(SCB1_TX)		✓(SCB1_SCL)	✓(TCPWM)	√(Sensor)			/		/
6	P3.4	✓(SCB1_RX)		✓(SCB1_SDA)	✓(TCPWM)	√(Sensor)			1		<b>/</b>
7	P3.3	✓(SCB0_CTS)			✓(TCPWM)	<b>√</b> (Sensor)			<b>✓</b>		<b>/</b>
8	P3.2	✓(SCB0_RTS)			✓(TCPWM)	<b>√</b> (Sensor)			/		<b>/</b>
9	P2.6				✓(TCPWM)	√(Sensor)			1		/
10	VREF			Referei	nce Voltage Input (	Optional)				l	
11	P2.4				✓(TCPWM)	√(Sensor)			<b>/</b>		<b>/</b>
12	P2.3				✓(TCPWM)	<b>√</b> (Sensor)	<b>✓</b>		<b>/</b>		<b>/</b>
13	P2.2		✓(SCB0_SS3)		<b>√</b> (TCPWM)	√(Sensor)			/		/
14	P2.0		✓(SCB0_SS1)		✓(TCPWM)	√(Sensor)			1		1
15	V <sub>DD</sub>		<u> </u>	Digital Po	wer Supply Input (	1.8 to 5.5V)	ı	ı			
16	P1.7	✓(SCB0_CTS)	✓(SCB0_SCLK)		✓(TCPWM)	<b>√</b> (Sensor)			<b>✓</b>		<b>/</b>
17	P1.6	✓(SCB0_RTS)	✓(SCB0_SS0)		✓(TCPWM)	<b>√</b> (Sensor)			<b>✓</b>		<b>/</b>
18	P1.5	✓(SCB0_TX)	√(SCB0_MISO)	✓(SCB0_SCL)	✓(TCPWM)	√(Sensor)			/		/
19	P1.4	✓(SCB0_RX)	✓(SCB0_MOSI)	✓(SCB0_SDA)	✓(TCPWM)	√(Sensor)			1		1
20	P1.0				✓(TCPWM)	√(Sensor)			1		/
21	P0.4	✓(SCB0_RX)	✓(SCB0_MOSI)	✓(SCB0_SDA)	✓(TCPWM)	<b>√</b> (Sensor)		<b>/</b>	<b>✓</b>		<b>/</b>
22	P0.5	✓(SCB0_TX)	✓(SCB0_MISO)	✓(SCB0_SCL)	✓(TCPWM)	<b>√</b> (Sensor)			<b>✓</b>		<b>/</b>
23	P0.7	✓(SCB0_CTS)	✓(SCB0_SCLK)		<b>√</b> (TCPWM)	√(Sensor)			/	✓(SWDCLK)	/
24	P0.6	✓(SCB0_RTS)	✓(SCB0_SS0)		✓(TCPWM)	√(Sensor)			1	<b>√</b> (SWDIO)	1
25	GND <sup>[5]</sup>		<u> </u>	1	Ground Connection	on .	1	1		I	
26	GND <sup>[5]</sup>				Ground Connection	n					
27	GND <sup>[5]</sup>				Ground Connection	on					
28	GND <sup>[5]</sup>				Ground Connection	n					
29	$V_{DDR}$				Power Supply (1.9\						
30	P5.0	✓(SCB1_RX)	. – /	. – .	✓(TCPWM3_P)	` ,			/		<b>/</b>
31	P5.1	✓(SCB1_TX)	✓(SCB1_SCLK)	✓(SCB1_SCL)	√(TCPWM3_N)	√(Sensor)		/	<b>✓</b>		<b>/</b>

- 2. TCPWM: Timer, Counter, and Pulse Width Modulator. If supported, the pad can be configured to any of these peripheral functions.
- TCPWM connections on ports 0, 1, 2, and 3 can be routed through the Digital Signal Interconnect (DSI) to any of the TCPWM blocks and can be either positive or negative polarity. TCPWM connections on ports 4 and 5 are direct and can only be used with the specified TCPWM block and polarity specified above.
   When using the capacitive sensing functionality, Pad 2 (P4.0) must be connected to a C<sub>MOD</sub> capacitor (located off of Cypress BLE Module). The value of this capacitor is 2.2 nF and should be placed as close to the module as possible.
- 5. The main board needs to connect all GND connections (Pad 25/26/27/28) on the module to the common ground of the system.
- 6. If the I<sup>2</sup>S feature is used in the design, the I<sup>2</sup>S pins shall be dynamically routed to the appropriate available GPIO by PSoC Creator



## **Power Supply Connections and Recommended External Components**

#### **Power Connections**

The CYBLE-012011-00 contains two power supply connections, VDD and VDDR. The VDD connection supplies power for both digital and analog device operation. The VDDR connection supplies power for the device radio.

VDD accepts a supply range of 1.71 V to 5.5 V. VDDR accepts a supply range of 1.9 V to 5.5 V. These specifications can be found in Table 9. The maximum power supply ripple for both power connections on the module is 100 mV, as shown in

The power supply ramp rate of VDD must be equal to or greater than that of VDDR.

#### Connection Options

Two connection options are available for any application:

- 1. Single supply: Connect VDD and VDDR to the same supply.
- 2. Independent supply: Power VDD and VDDR separately.


## **External Component Recommendation**


In either connection scenario, it is recommended to place an external ferrite bead between the supply and the module connection. The ferrite bead should be positioned as close as possible to the module pin connection.

Figure 7 details the recommended host schematic options for a single supply scenario. The use of one or two ferrite beads will depend on the specific application and configuration of the CYBLE-012011-00.

Figure 8 details the recommended host schematic for an independent supply scenario.

The recommended ferrite bead value is 330  $\Omega$ , 100 MHz. (Murata BLM21PG331SN1D).





Single Ferrite Bead Option (Seen from Bottom)

Two Ferrite Bead Option (Seen from Bottom)






Figure 8. Recommended Host Schematic for an Independent Supply Option

**Independent Power Supply Option (Seen from Bottom)** 



The CYBLE-012011-00 schematic is shown in Figure 9. Figure 9. CYBLE-012011-00 Schematic Diagram VREF PAD 8 5 VCCD VSSA VSSA P3.7 P3.7 P3.3 P3.4 P3.1 VREF P2.7 P2.5 P2.4 P2.3 P2.2 P2.1 P2.0 VDDA P1.7 P1.5 P1.4 P1.3 P1.2 P1.1 VDDD

XTAL320/P6.0

XTAL320/P6.1

XRES

P4.0

P4.1

P5.0

P5.1

VSSD

VDDR

GANT1

ANT

GANT2

VDDR1 P0.6 40 39 38 37 36 35 34 33 32 31 30 29 -OVDDA P1.0 VDDR O L2 O P1.4 1.5nH,0402 1.8pF,0402 O P1.5 P3.5 QFN56 C11 1.2pF,0402 P1.6 P3.6 O P1.7 P3.7 P4.0 C5 0.1uF,0402 O P2.2 C13 0.1uF,0402 C12 0.1uF,0402 O P2.6 C9 0.1uF,0402 VCCD O-\_\_\_\_OVDDA VDD0-

Document Number: 002-02521 Rev. \*G

VREF



# **Critical Components List**

Table 5 details the critical components used in the CYBLE-012011-00 module.

## Table 5. Critical Component List

Component	Reference Designator	Description
Silicon	U1	56-pin QFN PSoC 4 BLE
Crystal	Y1	24.000 MHz, 12PF
Crystal	Y2	32.768 kHz, 12.5PF

# **Antenna Design**

Table 6 details trace antenna used in the CYBLE-012011-00 module. For more information, see Table 8.

## **Table 6. Trace Antenna Specifications**

Item	Description
Frequency Range	2400–2500 MHz
Peak Gain	0.5-dBi typical
Average Gain	−0.5-dBi typical
Return Loss	10-dB minimum



# **Electrical Specification**

Table 7 details the absolute maximum electrical characteristics for the Cypress BLE module.

Table 7. CYBLE-012011-00 Absolute Maximum Ratings

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>DDD_ABS</sub>	Analog, digital, or radio supply relative to $V_{SS}$ ( $V_{SSD} = V_{SSA}$ )	-0.5	-	6	٧	Absolute maximum
V <sub>CCD_ABS</sub>	Direct digital core voltage input relative to V <sub>SSD</sub>	-0.5	_	1.95	V	Absolute maximum
V <sub>DD_RIPPLE</sub>	Maximum power supply ripple for $V_{DD}$ and $V_{DDR}$ input voltage	-	-	100	mV	3.0V supply Ripple frequency of 100 kHz to 750 kHz
V <sub>GPIO_ABS</sub>	GPIO voltage	-0.5	-	VDD +0.5	V	Absolute maximum
I <sub>GPIO_ABS</sub>	Maximum current per GPIO	-25	-	25	mA	Absolute maximum
GPIO_injection	GPIO injection current: Maximum for $V_{IH} > V_{DD}$ and minimum for $V_{IL} < V_{SS}$	-0.5	-	0.5	mA	Absolute maximum current injected per pin
LU	Pin current for latch up	-200		200	mA	-

Table 8 details the RF characteristics for the Cypress BLE module.

Table 8. CYBLE-012011-00 RF Performance Characteristics

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
RF <sub>O</sub>	RF output power on ANT	-18	0	3	dBm	Configurable via register settings
RX <sub>S</sub>	RF receive sensitivity on ANT	-	-87	-	dBm	Guaranteed by design simulation
F <sub>R</sub>	Module frequency range	2400	_	2480	MHz	-
G <sub>P</sub>	Peak gain	_	0.5	_	dBi	-
G <sub>Avg</sub>	Average gain	_	-0.5	_	dBi	-
RL	Return loss	_	-10.5	_	dB	-

Table 9 through Table 48 list the module level electrical characteristics for the CYBLE-012011-00. All specifications are valid for -40 °C  $\leq$  TA  $\leq$  85 °C and TJ  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 9. CYBLE-012011-00 DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
$V_{DD1}$	Power supply input voltage	1.8	_	5.5	V	With regulator enabled
V <sub>DD2</sub>	Power supply input voltage unregulated	1.71	1.8	1.89	V	Internally unregulated supply
V <sub>DDR1</sub>	Radio supply voltage (radio on)	1.9	-	5.5	V	-
V <sub>DDR2</sub>	Radio supply voltage (radio off)	1.71	-	5.5	V	-
Active Mode,	V <sub>DD</sub> = 1.71 V to 5.5 V					
I <sub>DD3</sub>	Execute from flash; CPU at 3 MHz	_	1.7	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD4</sub>	Execute from flash; CPU at 3 MHz	_	_	_	mA	T = -40 °C to 85 °C
I <sub>DD5</sub>	Execute from flash; CPU at 6 MHz	_	2.5	-	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD6</sub>	Execute from flash; CPU at 6 MHz	_	_	_	mA	T = -40 °C to 85 °C
I <sub>DD7</sub>	Execute from flash; CPU at 12 MHz	_	4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V



Table 9. CYBLE-012011-00 DC Specifications (continued)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
DD8	Execute from flash; CPU at 12 MHz	-	_	_	mA	T = -40 °C to 85 °C
DD9	Execute from flash; CPU at 24 MHz	-	7.1	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
DD10	Execute from flash; CPU at 24 MHz	_	_	_	mA	T = -40 °C to 85 °C
DD11	Execute from flash; CPU at 48 MHz	-	13.4	_	mA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD12</sub>	Execute from flash; CPU at 48 MHz	_	_	_	mA	T = -40 °C to 85 °C
Sleep Mode,	, V <sub>DD</sub> = 1.8 V to 5.5 V	l .	•	l		1
I <sub>DD13</sub>	IMO on	_	_	_	mA	$T = 25$ °C, $V_{DD} = 3.3$ V, SYSCLK = 3 MHz
Sleep Mode,	, V <sub>DD</sub> and V <sub>DDR</sub> = 1.9 V to 5.5 V	<u>'</u>		•	•	
DD14	ECO on	_	_	_	mA	$T = 25$ °C, $V_{DD} = 3.3$ V, SYSCLK = 3 MHz
Deep-Sleep	Mode, V <sub>DD</sub> = 1.8 V to 3.6 V				•	
I <sub>DD15</sub>	WDT with WCO on	_	1.5	_	μA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD16</sub>	WDT with WCO on	_	_	_	μA	T = -40 °C to 85 °C
I <sub>DD17</sub>	WDT with WCO on	-	_	_	μA	T = 25 °C, V <sub>DD</sub> = 5 V
I <sub>DD18</sub>	WDT with WCO on	-	_	-	μA	T = -40 °C to 85 °C
Deep-Sleep	Mode, V <sub>DD</sub> = 1.71 V to 1.89 V (Regulator By	passed)				
I <sub>DD19</sub>	WDT with WCO on	_	_	_	μA	T = 25 °C
I <sub>DD20</sub>	WDT with WCO on	-	_	_	μA	T = -40 °C to 85 °C
Hibernate M	ode, V <sub>DD</sub> = 1.8 V to 3.6 V					
I <sub>DD27</sub>	GPIO and reset active	_	150	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD28</sub>	GPIO and reset active	_	_	_	nA	T = -40 °C to 85 °C
Hibernate M	ode, V <sub>DD</sub> = 3.6 V to 5.5 V					
I <sub>DD29</sub>	GPIO and reset active	_	_	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V
I <sub>DD30</sub>	GPIO and reset active	-	_	_	nA	T = -40 °C to 85 °C
Stop Mode,	V <sub>DD</sub> = 1.8 V to 3.6 V					
I <sub>DD33</sub>	Stop-mode current (V <sub>DD</sub> )	_	20	_	nA	T = 25 °C, V <sub>DD</sub> = 3.3 V
I <sub>DD34</sub>	Stop-mode current (V <sub>DDR</sub> )	_	40		nA	T = 25 °C, V <sub>DDR</sub> = 3.3 V
I <sub>DD35</sub>	Stop-mode current (V <sub>DD</sub> )	-	_	_	nA	T = -40 °C to 85 °C
DD36	Stop-mode current (V <sub>DDR</sub> )	_	_	_	nA	T = -40 °C to 85 °C, V <sub>DDR</sub> = 1.9 V to 3.6 V
Stop Mode,	V <sub>DD</sub> = 3.6 V to 5.5 V		•	•	•	
I <sub>DD37</sub>	Stop-mode current (V <sub>DD</sub> )	_	_	_	nA	T = 25 °C, V <sub>DD</sub> = 5 V
I <sub>DD38</sub>	Stop-mode current (V <sub>DDR</sub> )	_	_	_	nA	T = 25 °C, V <sub>DDR</sub> = 5 V
I <sub>DD39</sub>	Stop-mode current (V <sub>DD</sub> )	_	_	_	nA	T = -40 °C to 85 °C
I <sub>DD40</sub>	Stop-mode current (V <sub>DDR</sub> )	_	_	_	nA	T = -40 °C to 85 °C



Table 10. AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>CPU</sub>	CPU frequency	DC	_	48	MHz	1.71 V ≤ V <sub>DD</sub> ≤ 5.5 V
T <sub>SLEEP</sub>	Wakeup from Sleep mode	-	0	-	μs	Guaranteed by characterization
T <sub>DEEPSLEEP</sub>	Wakeup from Deep-Sleep mode	_	_	25	μs	24-MHz IMO. Guaranteed by characterization
T <sub>HIBERNATE</sub>	Wakeup from Hibernate mode	_	_	2	ms	Guaranteed by characterization
T <sub>STOP</sub>	Wakeup from Stop mode	-	-	2	ms	XRES wakeup

# **GPIO**

Table 11. GPIO DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	Input voltage HIGH threshold	0.7 × V <sub>DD</sub>	_	_	V	CMOS input
$V_{IH}^{[7]}$	LVTTL input, V <sub>DD</sub> < 2.7 V	0.7 × V <sub>DD</sub>	_	_	V	_
	LVTTL input, V <sub>DD</sub> ≥ 2.7 V	2.0	_	-	V	-
	Input voltage LOW threshold	_	_	$0.3 \times V_{DD}$	V	CMOS input
$V_{IL}$	LVTTL input, V <sub>DD</sub> < 2.7 V	_	_	0.3× V <sub>DD</sub>	V	_
	LVTTL input, V <sub>DD</sub> ≥ 2.7 V	_	_	8.0	V	-
V	Output voltage HIGH level	V <sub>DD</sub> -0.6	_	_	V	$I_{OH}$ = 4 mA at 3.3-V $V_{DD}$
V <sub>OH</sub>	Output voltage HIGH level	V <sub>DD</sub> -0.5	_	_	V	I <sub>OH</sub> = 1 mA at 1.8-V V <sub>DD</sub>
	Output voltage LOW level	_	_	0.6	V	$I_{OL}$ = 8 mA at 3.3-V $V_{DD}$
V <sub>OL</sub>	Output voltage LOW level	_	_	0.6	V	$I_{OL}$ = 4 mA at 1.8-V $V_{DD}$
	Output voltage LOW level	_	_	0.4	V	$I_{OL}$ = 3 mA at 3.3-V $V_{DD}$
R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	_
R <sub>PULLDOWN</sub>	Pull-down resistor	3.5	5.6	8.5	kΩ	_
I <sub>IL</sub>	Input leakage current (absolute value)	_	_	2	nA	25 °C, V <sub>DD</sub> = 3.3 V
I <sub>IL_CTBM</sub>	Input leakage on CTBm input pins	_	_	4	nA	_
C <sub>IN</sub>	Input capacitance	_	_	7	pF	_
$V_{HYSTTL}$	Input hysteresis LVTTL	25	40	_	mV	V <sub>DD</sub> > 2.7 V
V <sub>HYSCMOS</sub>	Input hysteresis CMOS	0.05 × V <sub>DD</sub>	_	_	1	_
I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	_	-	100	μA	-
I <sub>TOT_GPIO</sub>	Maximum total source or sink chip current	_	_	200	mA	_

Note 7.  $V_{IH}$  must not exceed  $V_{DD}$  + 0.2 V.



Table 12. GPIO AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>RISEF</sub>	Rise time in Fast-Strong mode	2	_	12	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
T <sub>FALLF</sub>	Fall time in Fast-Strong mode	2	_	12	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
T <sub>RISES</sub>	Rise time in Slow-Strong mode	10	_	60	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
T <sub>FALLS</sub>	Fall time in Slow-Strong mode	10	_	60	ns	$3.3\text{-V V}_{DDD}$ , $C_{LOAD} = 25 \text{ pF}$
F <sub>GPIOUT1</sub>	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ Fast-Strong mode	_	_	33	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT2</sub>	GPIO Fout; 1.7 V≤ V <sub>DD</sub> ≤ 3.3 V Fast-Strong mode	_	_	16.7	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT3</sub>	GPIO Fout; $3.3 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$ Slow-Strong mode	_	_	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT4</sub>	GPIO Fout; 1.7 V $\leq$ V <sub>DD</sub> $\leq$ 3.3 V Slow-Strong mode	_	_	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOIN</sub>	GPIO input operating frequency 1.71 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	_	_	48	MHz	90/10% V <sub>IO</sub>

# Table 13. OVT GPIO DC Specifications (P5\_0 and P5\_1 Only)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>IL</sub>	Input leakage (absolute value). V <sub>IH</sub> > V <sub>DD</sub>	_	-	10	μA	25°C, V <sub>DD</sub> = 0 V, V <sub>IH</sub> = 3.0 V
$V_{OL}$	Output voltage LOW level	_	-	0.4	V	$I_{OL} = 20 \text{ mA}, V_{DD} > 2.9 \text{ V}$

# Table 14. OVT GPIO AC Specifications (P5\_0 and P5\_1 Only)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>RISE_OVFS</sub>	Output rise time in Fast-Strong mode	1.5	_	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3 V
T <sub>FALL_OVFS</sub>	Output fall time in Fast-Strong mode	1.5	-	12	ns	25-pF load, 10%–90%, V <sub>DD</sub> =3.3 V
T <sub>RISESS</sub>	Output rise time in Slow-Strong mode	10	1	60	ns	25 pF load, 10%-90%, V <sub>DD</sub> = 3.3 V
T <sub>FALLSS</sub>	Output fall time in Slow-Strong mode	10	1	60	ns	25 pF load, 10%-90%, V <sub>DD</sub> = 3.3 V
F <sub>GPIOUT1</sub>	GPIO $F_{OUT}$ ; 3.3 $V \le V_{DD} \le 5.5 V$ Fast-Strong mode	-	1	24	MHz	90/10%, 25 pF load, 60/40 duty cycle
F <sub>GPIOUT2</sub>	GPIO $F_{OUT}$ ; 1.71 $V \le V_{DD} \le 3.3 V$ Fast-Strong mode	-	1	16	MHz	90/10%, 25 pF load, 60/40 duty cycle

## **XRES**

# Table 15. XRES DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>IH</sub>	Input voltage HIGH threshold	$0.7 \times V_{DDD}$	_	_	V	CMOS input
$V_{IL}$	Input voltage LOW threshold	_	_	$0.3 \times V_{DDD}$	V	CMOS input
R <sub>PULLUP</sub>	Pull-up resistor	3.5	5.6	8.5	kΩ	_
C <sub>IN</sub>	Input capacitance	_	3	_	pF	-
V <sub>HYSXRES</sub>	Input voltage hysteresis	_	100	-	mV	_
I <sub>DIODE</sub>	Current through protection diode to V <sub>DD</sub> /V <sub>SS</sub>	_	_	100	μA	-



## Table 16. XRES AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>RESETWIDTH</sub>	Reset pulse width	1	-	_	μs	_

Temperature Sensor

## **Table 17. Temperature Sensor Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>SENSACC</sub>	Temperature-sensor accuracy	-5	±1	5	°C	–40 to +85 °C

#### SAR ADC

## Table 18. SAR ADC DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
A_RES	Resolution	-	_	12	bits	
A_CHNIS_S	Number of channels - single-ended	_	_	8		8 full-speed <sup>[8]</sup>
A-CHNKS_D	Number of channels - differential	_	_	4		Diff inputs use neighboring I/O <sup>[8]</sup>
A-MONO	Monotonicity	_	_	_		Yes
A_GAINERR	Gain error	_	-	±0.1	%	With external reference
A_OFFSET	Input offset voltage	_	-	2	mV	Measured with 1-V V <sub>REF</sub>
A_ISAR	Current consumption	_	_	1	mA	
A_VINS	Input voltage range - single-ended	$V_{SS}$	_	$V_{DDA}$	V	
A_VIND	Input voltage range - differential	$V_{SS}$	-	$V_{DDA}$	V	
A_INRES	Input resistance	_	-	2.2	kΩ	
A_INCAP	Input capacitance	_	_	10	pF	
VREFSAR	Trimmed internal reference to SAR	<b>–</b> 1	_	1	%	Percentage of Vbg (1.024 V)

## Table 19. SAR ADC AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
A_PSRR	Power-supply rejection ratio	70	-	_	dB	Measured at 1-V reference
A_CMRR	Common-mode rejection ratio	66	_	_	dB	
A_SAMP	Sample rate	_	_	1	Msps	
Fsarintref	SAR operating speed without external ref. bypass	-	_	100	ksps	12-bit resolution
A_SNR	Signal-to-noise ratio (SNR)	65	_	_	dB	F <sub>IN</sub> = 10 kHz
A_BW	Input bandwidth without aliasing	_	_	A_SAMP/2	kHz	
A_INL	Integral nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 1 Msps	-1.7	_	2	LSB	V <sub>REF</sub> = 1 V to V <sub>DD</sub>
A_INL	Integral nonlinearity. V <sub>DDD</sub> = 1.71 V to 3.6 V, 1 Msps	-1.5	_	1.7	LSB	$V_{REF}$ = 1.71 V to $V_{DD}$

#### Note

Document Number: 002-02521 Rev. \*G Page 18 of 39

<sup>8.</sup> A maximum of eight single-ended ADC Channels can be accomplished only if the AMUX Buses are not being used for other functionality (e.g. CapSense). If the AMUX Buses are being used for other functions, then the maximum number of single-ended ADC channels is six. Similarly, if the AMUX Buses are being used for other functionality, then the maximum number of differential ADC channels is three.



Table 19. SAR ADC AC Specifications (continued)

Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
A_INL	Integral nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 500 ksps	-1.5	-	1.7	LSB	$V_{REF} = 1 \text{ V to } V_{DD}$
A_dnl	Differential nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 1 Msps	-1	_	2.2	LSB	$V_{REF} = 1 \text{ V to } V_{DD}$
A_DNL	Differential nonlinearity. V <sub>DD</sub> = 1.71 V to 3.6 V, 1 Msps	<b>–1</b>	_	2	LSB	$V_{REF}$ = 1.71 V to $V_{DD}$
A_DNL	Differential nonlinearity. V <sub>DD</sub> = 1.71 V to 5.5 V, 500 ksps	<b>–</b> 1	-	2.2	LSB	V <sub>REF</sub> = 1 V to V <sub>DD</sub>
A_THD	Total harmonic distortion	_	_	-65	dB	F <sub>IN</sub> = 10 kHz

CSD

# **CSD Block Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
V <sub>CSD</sub>	Voltage range of operation	1.71	_	5.5	V	
IDAC1	DNL for 8-bit resolution	-1	_	1	LSB	
IDAC1	INL for 8-bit resolution	-3	_	3	LSB	
IDAC2	DNL for 7-bit resolution	-1	_	1	LSB	
IDAC2	INL for 7-bit resolution	-3	_	3	LSB	
SNR	Ratio of counts of finger to noise	5	_	_	Ratio	Capacitance range of 9 pF to 35 pF, 0.1-pF sensitivity. Radio is not operating during the scan
I <sub>DAC1_CRT1</sub>	Output current of IDAC1 (8 bits) in High range	_	612	_	μA	
I <sub>DAC1_CRT2</sub>	Output current of IDAC1 (8 bits) in Low range	_	306	1	μA	
I <sub>DAC2_CRT1</sub>	Output current of IDAC2 (7 bits) in High range	_	305	_	μА	
I <sub>DAC2_CRT2</sub>	Output current of IDAC2 (7 bits) in Low range	_	153	_	μА	



# **Digital Peripherals**

Timer

# Table 20. Timer DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>TIM1</sub>	Block current consumption at 3 MHz	_	_	42	μA	16-bit timer
I <sub>TIM2</sub>	Block current consumption at 12 MHz	_	_	130	μΑ	16-bit timer
I <sub>TIM3</sub>	Block current consumption at 48 MHz	_	_	535	μA	16-bit timer

# **Table 21. Timer AC Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>TIMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	
T <sub>CAPWINT</sub>	Capture pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>CAPWEXT</sub>	Capture pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>TIMRES</sub>	Timer resolution	T <sub>CLK</sub>	_	_	ns	
T <sub>TENWIDINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>TENWIDEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>TIMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>TIMRESEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	

Counter

# **Table 22. Counter DC Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>CTR1</sub>	Block current consumption at 3 MHz	-	_	42	μΑ	16-bit counter
I <sub>CTR2</sub>	Block current consumption at 12 MHz	_	-	130	μA	16-bit counter
I <sub>CTR3</sub>	Block current consumption at 48 MHz	-	-	535	μA	16-bit counter

# **Table 23. Counter AC Specifications**

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>CTRFREQ</sub>	Operating frequency	F <sub>CLK</sub>	-	48	MHz	
T <sub>CTRPWINT</sub>	Capture pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>CTRPWEXT</sub>	Capture pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>CTRES</sub>	Counter Resolution	T <sub>CLK</sub>	_	_	ns	
T <sub>CENWIDINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>CENWIDEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>CTRRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>CTRRESWEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	-	-	ns	



# Pulse Width Modulation (PWM)

# Table 24. PWM DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>PWM1</sub>	Block current consumption at 3 MHz	-	_	42	μΑ	16-bit PWM
I <sub>PWM2</sub>	Block current consumption at 12 MHz	_	-	130	μΑ	16-bit PWM
I <sub>PWM3</sub>	Block current consumption at 48 MHz	_	_	535	μΑ	16-bit PWM

## Table 25. PWM AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>PWMFREQ</sub>	Operating frequency	F <sub>CLK</sub>	_	48	MHz	
T <sub>PWMPWINT</sub>	Pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>PWMEXT</sub>	Pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>PWMKILLINT</sub>	Kill pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>PWMKILLEXT</sub>	Kill pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>PWMEINT</sub>	Enable pulse width (internal)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>PWMENEXT</sub>	Enable pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	
T <sub>PWMRESWINT</sub>	Reset pulse width (internal)	2 × T <sub>CLK</sub>	_	-	ns	
T <sub>PWMRESWEXT</sub>	Reset pulse width (external)	2 × T <sub>CLK</sub>	_	_	ns	

#### LCD Direct Drive

# Table 26. LCD Direct Drive DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>LCDLOW</sub>	Operating current in low-power mode	-	17.5	-	μA	16 × 4 small segment display at 50 Hz
C <sub>LCDCAP</sub>	LCD capacitance per segment/common driver	_	500	5000	pF	
LCD <sub>OFFSET</sub>	Long-term segment offset	_	20	_	mV	
I <sub>LCDOP1</sub>	LCD system operating current V <sub>BIAS</sub> = 5 V	_	2	_	mA	32 × 4 segments. 50 Hz at 25 °C
I <sub>LCDOP2</sub>	LCD system operating current V <sub>BIAS</sub> = 3.3 V	_	2	_	mA	32 × 4 segments 50 Hz at 25 °C

## Table 27. LCD Direct Drive AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>I CD</sub>	LCD frame rate	10	50	150	Hz	



## **Serial Communication**

# Table 28. Fixed I<sup>2</sup>C DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>I2C1</sub>	Block current consumption at 100 kHz	_	_	50	μΑ	-
I <sub>I2C2</sub>	Block current consumption at 400 kHz	_	_	155	μA	-
I <sub>I2C3</sub>	Block current consumption at 1 Mbps	_	_	390	μA	_
I <sub>I2C4</sub>	I <sup>2</sup> C enabled in Deep-Sleep mode	_	_	1.4	μA	_

# Table 29. Fixed I<sup>2</sup>C AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>I2C1</sub>	Bit rate	_	_	400	kHz	

## Table 30. Fixed UART DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>UART1</sub>	Block current consumption at 100 kbps	_	_	55	μΑ	-
I <sub>UART2</sub>	Block current consumption at 1000 kbps	_	_	312	μΑ	_

## Table 31. Fixed UART AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>UART</sub>	Bit rate	_	-	1	Mbps	_

## Table 32. Fixed SPI DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>SPI1</sub>	Block current consumption at 1 Mbps	_	_	360	μΑ	-
I <sub>SPI2</sub>	Block current consumption at 4 Mbps	_	_	560	μA	-
I <sub>SPI3</sub>	Block current consumption at 8 Mbps	_	-	600	μA	-

## Table 33. Fixed SPI AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>SPI</sub>	SPI operating frequency (master; 6x over sampling)	_	_	8	MHz	-

## Table 34. Fixed SPI Master Mode AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
$T_{DMO}$	MOSI valid after SCLK driving edge	-	_	18	ns	_
T <sub>DSI</sub>	MISO valid before SCLK capturing edge Full clock, late MISO sampling used	20	_	1	ns	Full clock, late MISO sampling
T <sub>HMO</sub>	Previous MOSI data hold time	0	-	_	ns	Referred to Slave capturing edge

## Table 35. Fixed SPI Slave Mode AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>DMI</sub>	MOSI valid before SCLK capturing edge	40	-	_	ns	
T <sub>DSO</sub>	MISO valid after SCLK driving edge	-	-	42 + 3 × T <sub>CPU</sub>	ns	
	MISO Valid after SCLK driving edge in external clock mode. V <sub>DD</sub> < 3.0 V	ı	-	50	ns	

Document Number: 002-02521 Rev. \*G Page 22 of 39



## Table 35. Fixed SPI Slave Mode AC Specifications (continued)

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>HSO</sub>	Previous MISO data hold time	0	_	-	ns	
T <sub>SSELSCK</sub>	SSEL valid to first SCK valid edge	100	_	_	ns	

# Memory

## Table 36. Flash DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>PE</sub>	Erase and program voltage	1.71	_	5.5	V	-
T <sub>WS48</sub>	Number of Wait states at 32–48 MHz	2	_	_		CPU execution from flash
T <sub>WS32</sub>	Number of Wait states at 16–32 MHz	1	_	_		CPU execution from flash
T <sub>WS16</sub>	Number of Wait states for 0–16 MHz	0	_	_		CPU execution from flash

## Table 37. Flash AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>ROWWRITE</sub> <sup>[9]</sup>	Row (block) write time (erase and program)	-	_	20	ms	Row (block) = 128 bytes
NOWLINASL	Row erase time	-	_	13	ms	_
110111111001010	Row program time after erase	1	_	7	ms	_
	Bulk erase time (128 KB)	_	_	35	ms	_
T <sub>DEVPROG</sub> <sup>[9]</sup>	Total device program time	-	_	25	seconds	_
F <sub>END</sub>	Flash endurance	100 K	_	_	cycles	_
F <sub>RET</sub>	Flash retention. T <sub>A</sub> ≤ 55 °C, 100 K P/E cycles	20	_	_	years	_
F <sub>RET2</sub>	Flash retention. T <sub>A</sub> ≤ 85 °C, 10 K P/E cycles	10	_	_	years	_

#### Note

Document Number: 002-02521 Rev. \*G Page 23 of 39

It can take as much as 20 ms to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



# **System Resources**

Power-on-Reset (POR)

## Table 38. POR DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>RISEIPOR</sub>	Rising trip voltage	0.80	_	1.45	V	_
V <sub>FALLIPOR</sub>	Falling trip voltage	0.75	_	1.40	V	_
V <sub>IPORHYST</sub>	Hysteresis	15	_	200	mV	_

## Table 39. POR AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>PPOR_TR</sub>	Precision power-on reset (PPOR) response time in Active and Sleep modes	_	-	1	μs	-

#### Table 40. Brown-Out Detect

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>FALLPPOR</sub>	BOD trip voltage in Active and Sleep modes	1.64	_	_	V	_
V <sub>FALLDPSLP</sub>	BOD trip voltage in Deep Sleep	1.4	_	_	V	_

#### Table 41. Hibernate Reset

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>HBRTRIP</sub>	BOD trip voltage in Hibernate	1.1	_	_	V	_

Voltage Monitors (LVD)

# Table 42. Voltage Monitor DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
V <sub>LVI1</sub>	LVI_A/D_SEL[3:0] = 0000b	1.71	1.75	1.79	V	-
$V_{LVI2}$	LVI_A/D_SEL[3:0] = 0001b	1.76	1.80	1.85	V	-
$V_{LVI3}$	LVI_A/D_SEL[3:0] = 0010b	1.85	1.90	1.95	V	_
$V_{LVI4}$	LVI_A/D_SEL[3:0] = 0011b	1.95	2.00	2.05	V	-
$V_{LVI5}$	LVI_A/D_SEL[3:0] = 0100b	2.05	2.10	2.15	V	-
$V_{LVI6}$	LVI_A/D_SEL[3:0] = 0101b	2.15	2.20	2.26	V	_
V <sub>LVI7</sub>	LVI_A/D_SEL[3:0] = 0110b	2.24	2.30	2.36	V	-
$V_{LVI8}$	LVI_A/D_SEL[3:0] = 0111b	2.34	2.40	2.46	V	-
V <sub>LVI9</sub>	LVI_A/D_SEL[3:0] = 1000b	2.44	2.50	2.56	V	-
V <sub>LVI10</sub>	LVI_A/D_SEL[3:0] = 1001b	2.54	2.60	2.67	V	-
V <sub>LVI11</sub>	LVI_A/D_SEL[3:0] = 1010b	2.63	2.70	2.77	V	_
V <sub>LVI12</sub>	LVI_A/D_SEL[3:0] = 1011b	2.73	2.80	2.87	V	-
V <sub>LVI13</sub>	LVI_A/D_SEL[3:0] = 1100b	2.83	2.90	2.97	V	-
V <sub>LVI14</sub>	LVI_A/D_SEL[3:0] = 1101b	2.93	3.00	3.08	V	-
V <sub>LVI15</sub>	LVI_A/D_SEL[3:0] = 1110b	3.12	3.20	3.28	V	-
V <sub>LVI16</sub>	LVI_A/D_SEL[3:0] = 1111b	4.39	4.50	4.61	V	-
LVI_IDD	Block current	_	_	100	μΑ	-



# Table 43. Voltage Monitor AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
T <sub>MONTRIP</sub>	Voltage monitor trip time	_	_	1	μs	_

## SWD Interface

## Table 44. SWD Interface Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	-	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
F_SWDCLK2	$1.71 \text{ V} \le \text{V}_{DD} \le 3.3 \text{ V}$	-	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	_	_	ns	-
T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	_	_	ns	-
T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5 × T	ns	-
T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_	ns	-

## Internal Main Oscillator

## Table 45. IMO DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>IMO1</sub>	IMO operating current at 48 MHz	_	_	1000	μΑ	-
I <sub>IMO2</sub>	IMO operating current at 24 MHz	_	_	325	μΑ	_
I <sub>IMO3</sub>	IMO operating current at 12 MHz	_	_	225	μΑ	_
I <sub>IMO4</sub>	IMO operating current at 6 MHz	_	_	180	μΑ	_
I <sub>IMO5</sub>	IMO arrayting assument at 2 MHz		_	150	μΑ	-

# Table 46. IMO AC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
F <sub>IMOTOL3</sub>	Frequency variation from 3 to 48 MHz	_	_	±2	%	With API-called calibration
F <sub>IMOTOL3</sub>	IMO startup time	_	12	-	μs	_

## Internal Low-Speed Oscillator

# Table 47. ILO DC Specifications

Parameter	Description	Min	Тур	Max	Units	Details/Conditions
I <sub>ILO2</sub>	ILO operating current at 32 kHz	_	0.3	1.05	μΑ	_

## Table 48. ILO AC Specifications

Parameter	Parameter Description		Тур	Max	Units	Details/Conditions
T <sub>STARTILO1</sub>	ILO startup time	_	_	2	ms	_
F <sub>ILOTRIM1</sub>	CO tel la trimono e differenza di		32	50	kHz	-

#### Table 49. Recommended ECO Trim Value

Parameter	Description	Value	Details/Conditions
ECO <sub>TRIM</sub>	24-MHz trim value (firmware configuration)	0x0000BCBC	Recommended trim value that needs to be loaded to register CY_SYS_XTAL_BLERD_BB_XO_CAPTRIM_REG

Document Number: 002-02521 Rev. \*G Page 25 of 39



# BLE Subsystem

# Table 50. BLE Subsystem

Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
RF Receiver Spec	ification					
RXS, IDLE	RX sensitivity with idle transmitter	-	-89	_	dBm	
	RX sensitivity with idle transmitter excluding Balun loss		<b>-</b> 91	_	dBm	Guaranteed by design simulation
RXS, DIRTY	DIRTY RX sensitivity with dirty transmitter		-87	-70	dBm	RF-PHY Specification (RCV-LE/CA/01/C)
RXS, HIGHGAIN	RX sensitivity in high-gain mode with idle transmitter	-	<b>-91</b>	_	dBm	
PRXMAX	Maximum input power	-10	-1	_	dBm	RF-PHY Specification (RCV-LE/CA/06/C)
CI1	Cochannel interference, Wanted signal at –67 dBm and Interferer at FRX	-	9	21	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI2	Adjacent channel interference Wanted signal at –67 dBm and Interferer at FRX ±1 MHz	_	3	15	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl3	Adjacent channel interference Wanted signal at –67 dBm and Interferer at FRX ±2 MHz	-	-29	-	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI4	Adjacent channel interference Wanted signal at –67 dBm and Interferer at ≥FRX ±3 MHz	-	-39	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
CI5	Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (F <sub>IMAGE</sub> )	-	-20	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
Cl3	Adjacent channel interference Wanted signal at –67 dBm and Interferer at Image frequency (F <sub>IMAGE</sub> ± 1 MHz)	-	-30	_	dB	RF-PHY Specification (RCV-LE/CA/03/C)
OBB1	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 30–2000 MHz	-30	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB2	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 2003–2399 MHz	<b>–35</b>	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB3	Out-of-band blocking, Wanted signal at –67 dBm and Interferer at F = 2484–2997 MHz	-35	-27	-	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
OBB4	Out-of-band blocking, Wanted signal a –67 dBm and Interferer at F = 3000–12750 MHz	-30	-27	_	dBm	RF-PHY Specification (RCV-LE/CA/04/C)
IMD	Intermodulation performance Wanted signal at –64 dBm and 1-Mbps BLE, third, fourth, and fifth offset channel	<b>–</b> 50	-	_	dBm	RF-PHY Specification (RCV-LE/CA/05/C)
RXSE1	Receiver spurious emission 30 MHz to 1.0 GHz	-	_	<b>–</b> 57	dBm	100-kHz measurement bandwidth ETSI EN300 328 V1.8.1



RF Transmitter Spec TXP, ACC TXP, RANGE TXP, 0dBm TXP, MAX TXP, MIN	RF power accuracy RF power control range Output power, 0-dB Gain setting (PA7) Output power, maximum power setting (PA10) Output power, minimum power setting (PA1) Average frequency deviation for 10101010 pattern Average frequency deviation for	- - - - - 185	±1 20 0 3 -18		dBm dB dB dBm dBm	1-MHz measurement bandwidth ETSI EN300 328 V1.8.1
TXP, ACC TXP, RANGE TXP, 0dBm TXP, MAX TXP, MIN F2AVG	RF power accuracy RF power control range Output power, 0-dB Gain setting (PA7) Output power, maximum power setting (PA10) Output power, minimum power setting (PA1) Average frequency deviation for 10101010 pattern Average frequency deviation for	-	20 0 3	-	dB dBm	
TXP, RANGE TXP, 0dBm TXP, MAX TXP, MIN F2AVG	RF power control range  Output power, 0-dB Gain setting (PA7)  Output power, maximum power setting (PA10)  Output power, minimum power setting (PA1)  Average frequency deviation for 10101010 pattern  Average frequency deviation for	-	20 0 3	-	dB dBm	
TXP, 0dBm  TXP, MAX  TXP, MIN  F2AVG	Output power, 0-dB Gain setting (PA7)  Output power, maximum power setting (PA10)  Output power, minimum power setting (PA1)  Average frequency deviation for 10101010 pattern  Average frequency deviation for	-	0	-	dBm	
TXP, MAX  TXP, MIN  F2AVG	Output power, maximum power setting (PA10) Output power, minimum power setting (PA1) Average frequency deviation for 10101010 pattern Average frequency deviation for	-	3	-		
TXP, MIN F2AVG	(PA10) Output power, minimum power setting (PA1) Average frequency deviation for 10101010 pattern Average frequency deviation for	_			dBm	
F2AVG	(PA1)  Average frequency deviation for 10101010 pattern  Average frequency deviation for		-18	_		
	10101010 pattern  Average frequency deviation for	185			dBm	
		. 30	_	_	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
	11110000 pattern	225	250	275	kHz	RF-PHY Specification (TRM-LE/CA/05/C)
EO	Eye opening = $\Delta$ F2AVG/ $\Delta$ F1AVG	8.0	1	-		RF-PHY Specification (TRM-LE/CA/05/C)
FTX, ACC	Frequency accuracy	-150	_	150	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
TX, MAXDR Maximum frequency drift		-50	_	50	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, INITDR	Initial frequency drift	-20	_	20	kHz	RF-PHY Specification (TRM-LE/CA/06/C)
FTX, DR	Maximum drift rate	-20	-	20	kHz/ 50 μs	RF-PHY Specification (TRM-LE/CA/06/C)
	In-band spurious emission at 2-MHz offset	-	-	-20	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
	In-band spurious emission at ≥3-MHz offset	-	1	-30	dBm	RF-PHY Specification (TRM-LE/CA/03/C)
TXSE1	Transmitter spurious emissions (average), <1.0 GHz	_	_	-55.5	dBm	FCC-15.247
	Transmitter spurious emissions (average), >1.0 GHz	_	_	-41.5	dBm	FCC-15.247
RF Current Specific	ations					
IRX	Receive current in normal mode	-	18.7	_	mA	
IRX_RF	Radio receive current in normal mode	_	16.4	_	mA	Measured at V <sub>DDR</sub>
IRX, HIGHGAIN	Receive current in high-gain mode	_	21.5	_	mA	
ITX, 3dBm	TX current at 3-dBm setting (PA10)	_	20	_	mA	
ITX, 0dBm	TX current at 0-dBm setting (PA7)	-	16.5	_	mA	
ITX_RF, 0dBm	Radio TX current at 0 dBm setting (PA7)	_	15.6	_	mA	Measured at V <sub>DDR</sub>
	Radio TX current at 0 dBm excluding Balun loss	-	14.2	-	mA	Guaranteed by design simulation
ITX,-3dBm	TX current at –3-dBm setting (PA4)	_	15.5	_	mA	
ITX,-6dBm	TX current at -6-dBm setting (PA3)	_	14.5	_	mA	
ITX,-12dBm	TX current at -12-dBm setting (PA2)	_	13.2	-	mA	



Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
ITX,-18dBm	TX current at –18-dBm setting (PA1)	_	12.5	_	mA	
lavg_1sec, 0dBm	Average current at 1-second BLE connection interval		17.1	-	μΑ	TXP: 0 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange
lavg_4sec, 0dBm	Average current at 4-second BLE connection interval	-	6.1	_	μА	TXP: 0 dBm; ±20-ppm master and slave clock accuracy. For empty PDU exchange
General RF Specifi	cations	•	•		•	
FREQ	RF operating frequency	2400	-	2482	MHz	
CHBW	Channel spacing	_	2	_	MHz	
DR	On-air data rate	_	1000	_	kbps	
IDLE2TX	BLE.IDLE to BLE. TX transition time	-	120	140	μs	
IDLE2RX	BLE.IDLE to BLE. RX transition time	-	75	120	μs	
RSSI Specification	s		I		l	
RSSI, ACC	RSSI accuracy	_	±5	_	dB	
RSSI, RES	RSSI resolution	-	1	_	dB	
RSSI, PER	RSSI sample period	_	6	-	μs	



# **Environmental Specifications**

## **Environmental Compliance**

This Cypress BLE module is built in compliance with the Restriction of Hazardous Substances (RoHS) and Halogen Free (HF) directives. The Cypress module and components used to produce this module are RoHS and HF compliant.

#### **RF Certification**

The CYBLE-012011-00 module will be certified under the following RF certification standards at production release.

■ FCC: WAP2011

■ CE

■ IC: 7922A-2011 ■ MIC: 203-JN0509

■ KC: MSIP-CRM-Cyp-2011

#### **Safety Certification**

The CYBLE-012011-00 module complies with the following regulations:

■ Underwriters Laboratories, Inc. (UL) - Filing E331901

■ CSA

■ TUV

#### **Environmental Conditions**

Table 51 describes the operating and storage conditions for the Cypress BLE module.

Table 51. Environmental Conditions for CYBLE-012011-00

Description	Minimum Specification	Maximum Specification
Operating temperature	-40 °C	85 °C
Operating humidity (relative, non-condensation)	5%	85%
Thermal ramp rate	-	3 °C/minute
Storage temperature	−40 °C	85 °C
Storage temperature and humidity	-	85 ° C at 85%
ESD: Module integrated into system Components <sup>[10]</sup>	-	15 kV Air 2.2 kV Contact

#### **ESD and EMI Protection**

Exposed components require special attention to ESD and electromagnetic interference (EMI).

A grounded conductive layer inside the device enclosure is suggested for EMI and ESD performance. Any openings in the enclosure near the module should be surrounded by a grounded conductive layer to provide ESD protection and a low-impedance path to ground.

Device Handling: Proper ESD protocol must be followed in manufacturing to ensure component reliability.

#### Note

<sup>10.</sup> This does not apply to the RF pins (ANT, XTALI, and XTALO). RF pins (ANT, XTALI, and XTALO) are tested for 500-V HBM.



# **Regulatory Information**

#### **FCC**

#### FCC NOTICE:

The device CYBLE-012011-00 complies with Part 15 of the FCC Rules. The device meets the requirements for modular transmitter approval as detailed in FCC public Notice DA00-1407.transmitter Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

#### CAUTION:

The FCC requires the user to be notified that any changes or modifications made to this device that are not expressly approved by Cypress Semiconductor may void the user's authority to operate the equipment.

This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help

#### LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that FCC labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor FCC identifier for this product as well as the FCC Notice above. The FCC identifier is FCC ID: WAP2011.

In any case, the end product must be labeled exterior with "Contains FCC ID: WAP2011"

#### ANTENNA WARNING:

This device is tested with a standard SMA connector and with the antennas listed below. When integrated in the OEMs product, these fixed antennas require installation preventing end-users from replacing them with non-approved antennas. Any antenna not in the following table must be tested to comply with FCC Section 15.203 for unique antenna connectors and Section 15.247 for emissions.

#### RF EXPOSURE:

To comply with FCC RF Exposure requirements, the Original Equipment Manufacturer (OEM) must ensure to install the approved antenna in the previous.

The preceding statement must be included as a CAUTION statement in manuals, for products operating with the approved antennas in Table 6 on page 13, to alert users on FCC RF Exposure compliance. Any notification to the end user of installation or removal instructions about the integrated radio module is not allowed.

The radiated output power of CYBLE-012011-00 with the trace antenna is far below the FCC radio frequency exposure limits. Nevertheless, use CYBLE-012011-00 in such a manner that minimizes the potential for human contact during normal operation.

End users may not be provided with the module installation instructions. OEM integrators and end users must be provided with transmitter operating conditions for satisfying RF exposure compliance.



#### **ISED**

#### Innovation, Science and Economic Development Canada (ISED) Certification

CYBLE-012011-00 is licensed to meet the regulatory requirements of Innovation, Science and Economic Development Canada (ISED).

License: IC: 7922A-2011

Manufacturers of mobile, fixed or portable devices incorporating this module are advised to clarify any regulatory questions and ensure compliance for SAR and/or RF exposure limits. Users can obtain Canadian information on RF exposure and compliance from www.ic.gc.ca.

This device has been designed to operate with the antennas listed in Table 6 on page 13, having a maximum gain of 0.5 dBi. Antennas not included in this list or having a gain greater than 0.5 dBi are strictly prohibited for use with this device. The required antenna impedance is 50 ohms. The antenna used for this transmitter must not be co-located or operating in conjunction with any other antenna or transmitter.

#### ISED NOTICE:

The device CYBLE-012011-00 including the built-in trace antenna complies with Canada RSS-GEN Rules. The device meets the requirements for modular transmitter approval as detailed in RSS-GEN. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

#### ISED RADIATION EXPOSURE STATEMENT FOR CANADA

This device complies with Innovation, Science and Economic Development (ISED) Canada licence-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

Cet appareil est conforme à la norme sur l'innovation, la science et le développement économique (ISED) norme RSS exempte de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

#### LABELING REQUIREMENTS:

The Original Equipment Manufacturer (OEM) must ensure that ISED labelling requirements are met. This includes a clearly visible label on the outside of the OEM enclosure specifying the appropriate Cypress Semiconductor IC identifier for this product as well as the ISED Notice above. The IC identifier is 7922A-2011. In any case, the end product must be labeled in its exterior with "Contains IC: 7922A-2011"

#### **European R&TTE Declaration of Conformity**

Hereby, Cypress Semiconductor declares that the Bluetooth module CYBLE-012011-00 complies with the essential requirements and other relevant provisions of Directive 1999/5/EC. As a result of the conformity assessment procedure described in Annex III of the Directive 1999/5/EC, the end-customer equipment should be labeled as follows:



All versions of the CYBLE-012011-00 in the specified reference design can be used in the following countries: Austria, Belgium, Cyprus, Czech Republic, Denmark, Estonia, Finland, France, Germany, Greece, Hungary, Ireland, Italy, Latvia, Lithuania, Luxembourg, Malta, Poland, Portugal, Slovakia, Slovenia, Spain, Sweden, The Netherlands, the United Kingdom, Switzerland, and Norway.



## **MIC Japan**

CYBLE-012011-00 is certified as a module with type certification number 203-JN0509. End products that integrate CYBLE-012011-00 do not need additional MIC Japan certification for the end product.

End product can display the certification label of the embedded module.

Model Name: EZ-BLE PRoC Module

Part Number: CYBLE-012011-00

Manufactured by Cypress Semiconductor.





203-JN0509

#### **KC Korea**

CYBLE-012011-00 is certified for use in Korea with certificate number MSIP-CRM-Cyp-2011.

한국 인증세부정보:



- 1. 제품명(모델명): 특정소출력무선기기(무선데이터통신시스템용 무선기기), CYBLE-012011-00
- 2. 인증 번호: MSIP-CRM-Cyp-2011
- 3. 라이선스 소유자: Cypress Semiconductor Corporation
- 4. 제조일자: 2015.12
- 5. 제조업체/국가명: Cypress Semiconductor Corporation/ 중국

해당 무선설비는 전파혼신 가능성이 있으므로 인명안전과 관련된 서비스는 할 수 없습니다.



# **Packaging**

Table 52. Solder Reflow Peak Temperature

Module Part Number	Package	Maximum Peak Temperature	Maximum Time at Peak Temperature	No. of Cycles
CYBLE-012011-00	31-pad SMT	260 °C	30 seconds	2

Table 53. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

Module Part Number	Package	MSL
CYBLE-012011-00	31-pad SMT	MSL 3

The CYBLE-012011-00 is offered in tape and reel packaging. Figure 10 details the tape dimensions used for the CYBLE-012011-00.

Figure 10. CYBLE-012011-00 Tape Dimensions

Item	W	A <sub>o</sub>	$\mathbf{B}_{\mathfrak{o}}$	Ko	K,	$\mathbf{P}_{_{\!\scriptscriptstyle 1}}$	F	E	$D_{o}$	D,	Po	$P_{2}$	T
Measurement	24. 0 +0.30 -0.30	19. 5	14.8 +0.10	2. 5 +0.10	+0. 10 -0. 10	24.0	11.5	1.75	1. 50 +0.10	1. 50 +0. 10	4.00	2.00	10.30




Figure 11 details the orientation of the CYBLE-012011-00 in the tape as well as the direction for unreeling.

Figure 11. Component Orientation in Tape and Unreeling Direction






Figure 12 details reel dimensions used for the CYBLE-012011-00.




Figure 12. Reel Dimensions

The CYBLE-012011-00 is designed to be used with pick-and-place equipment in an SMT manufacturing environment. The center-of-mass for the CYBLE-012011-00 is detailed in Figure 13.




Figure 13. CYBLE-012011-00 Center of Mass (Seen from Top)



## Ordering Information

Table 54 lists the CYBLE-012011-00 part numbers and features. The CYBLE-012011-00 is available in certified and uncertified options. Table 55 lists the CYBLE-012011-00 reel shipment quantities.

Table 54. Ordering Information

Part Number	CPU Speed (MHz)	Flash Size (KB)	CapSense	SCB	TCPWM	12-Bit SAR ADC	I <sup>2</sup> S	LCD	Package	Packing	Certified
CYBLE-012011-00	48	128	Yes	2	4	1 Msps	Yes	Yes	31-SMT	Tape and Reel	Yes


Table 55. Tape and Reel Package Quantity and Minimum Order Amount

Description	Minimum Reel Quantity	Maximum Reel Quantity	Comments
Reel Quantity	500	1,000	Reel quantity ships in either 500 unit or 1,000 unit reel quantities.
Minimum Order Quantity (MOQ)	500	-	-
Order Increment (OI)	500	-	_

The CYBLE-012011-00 is offered in tape and reel packaging. The CYBLE-012011-00 ships with a maximum of 1,000 units/reel. If a 500 unit reel is desired, an order should be placed with a single line item of 500 units. Order line items larger than 500 units will be shipped in reel quantities of 1,000 units based on the order line item quantity.

#### **Part Numbering Convention**

The part numbers are of the form CYBLE-FATT##-SB where the fields are defined as follows.



For additional information and a complete list of Cypress Semiconductor BLE products, contact your local Cypress sales representative. To locate the nearest Cypress office, visit our website.

U.S. Cypress Headquarters Address	198 Champion Court, San Jose, CA 95134			
U.S. Cypress Headquarter Contact Info	(408) 943-2600			
Cypress website address	http://www.cypress.com			



# **Acronyms**

Acronym	Description
BLE	Bluetooth Low Energy
Bluetooth SIG	Bluetooth Special Interest Group
CE	European Conformity
CSA	Canadian Standards Association
EMI	electromagnetic interference
ESD	electrostatic discharge
FCC	Federal Communications Commission
GPIO	general-purpose input/output
IC	Industry Canada
IDE	integrated design environment
KC	Korea Certification
MIC	Ministry of Internal Affairs and Communications (Japan)
PCB	printed circuit board
RX	receive
QDID	qualification design ID
SMT	surface-mount technology; a method for producing electronic circuitry in which the components are placed directly onto the surface of PCBs
TCPWM	timer, counter, pulse width modulator (PWM)
TUV	Germany: Technischer Überwachungs-Verein (Technical Inspection Association)
TX	transmit

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
kV	kilovolt
mA	milliamperes
mm	millimeters
mV	millivolt
μΑ	microamperes
μm	micrometers
MHz	megahertz
GHz	gigahertz
V	volt



# **Document History Page**

Documer	Document Number: 002-02521							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
**	4998892	MINS	10/22/2015	Preliminary datasheet for CYBLE-012011-00 module.				
*A	5060713	DSO	01/07/2016	Updated General Description to add reference and link to PSoC 4 BLE silicon datasheet.  Added More Information section to the datasheet.  Updated Figure 1, Figure 2, Figure 3, and Figure 4 to improve clarity and viewing Added Figure 5 in Recommended Host PCB Layout section to show solder pad location from module origin.  Updated Table 3 and Figure 6 in Recommended Host PCB Layout section to provide the location to the center of each solder pad from the origin (in mm and mils).  Added BLE Subsystem section.  Added French translation for IC Radiation Exposure Statement For Canada in ISED section on page 31 in accordance with IC requirements.  Updated MIC Japan section on page 32 to specify final MIC certification number. Added Packaging section.  Added Table 52 and Table 53 on page 33.				
*B	5148398	DSO	02/23/2016	Remove Preliminary from datasheet header and release as final. Update More Information section to add KBA210638 (Certification Test Reports to reference list.  Updated orientation of module drawings in Figure 1, Figure 2, Figure 3, Figure 4 Figure 5, Figure 6, Figure 7, Figure 8, Figure 9, and Figure 13 to match orientation in PSoC Creator.  Update Table 4 to add additional information with respect to the functional capabilities for each solder pad.				
*C	5418690	DSO	08/30/2016	Updated General Description: Updated Power Consumption: Replaced "Stop: 60 nA with XRES wakeup" with "Stop: 60 nA with GPIO (P2.2) o XRES wakeup" under "Low power mode support". Updated More Information: Added Knowledge Base Article references. Updated Electrical Specification: Updated System Resources: Updated Internal Low-Speed Oscillator: Updated Table 49 (Updated details in "Value" column corresponding to ECOTRIN parameter). Updated Ordering Information: No change in part numbers. Added Table 55 (To specify minimum and maximum reel quantities that ship for orders of the CYBLE-012011-00 module). Updated to new template. Completing Sunset Review.				



Documer Documer	Document Title: CYBLE-012011-00, EZ-BLE™ Creator Module Document Number: 002-02521									
*D	5528433	DSO	11/21/2016	Updated More Information: Added EZ-Serial™ BLE Firmware Platform section. Updated Overview: Updated Figure 1 to specify that Bottom View is "Seen from Bottom". Updated Recommended Host PCB Layout: Updated Figure 4, Figure 5, and Figure 6 captions to specify that these as "Seen on Host PCB". Updated Power Supply Connections and Recommended External Components: Updated Figure 7 and Figure 8 to specify that these are "Seen from Bottom". Updated Digital and Analog Capabilities and Connections: Updated Table 4: Updated TCPWM column to add TCPWM capability on Port 2 pins. Added Footnote 3.						
*E	5553544	DSO	12/14/2016	Updated Electrical Specification: Updated SAR ADC: Updated Table 18 to add Note 8 to specify under what conditions the maximum number of ADC channels can be achieved.						
*F	5709491	GNKK	04/25/2017	Updated the Cypress logo and copyright information.						
*G	5996958	DSO	03/08/2018	Updated document title. Updated "PRoC™" references to "Creator". Updated "PRoC BLE" references to "PSoC 4 BLE". Updated Module Description, More Information, Environmental Specifications, Regulatory Information, and Part Numbering Convention. Updated Figure 6. Removed CYBLE-012012-10 part number. Updated Sales page.						



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot cypress.com/memory Memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any inability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, uclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, other medical devices of cypress from any claim, damage, or

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-02521 Rev. \*G Revised March 8, 2018 Page 39 of 39