



1/13-Inch System-On-A-Chip (SOC) CMOS Digital Image Sensor

MT9V124 Datasheet, Rev. C

For the latest datasheet, please visit www.onsemi.com

Features

- Superior low-light performance
- · Ultra-low-power
- VGA video at 30fps
- Internal master clock generated by on-chip phase locked loop (PLL) oscillator
- Electronic rolling shutter (ERS), progressive scan
- Integrated image flow processor (IFP) for single-die camera module
- One-time programmable memory (OTPM)
- Automatic image correction and enhancement, including four-channel lens shading correction
- · Image scaling with anti-aliasing
- Supports ITU-R BT.656 format with Odd Timing code
- Two-wire serial interface providing access to registers and microcontroller memory
- Selectable output data format: YCbCr, 565RGB, and RAW8+2-bit, BT656
- High Speed serial data output in 12-bit packet
- Independently configurable gamma correction
- Direct XDMA access (reducing serial commands)
- Integrated hue rotation ±22°

Applications

- · Medical tools, device
- Biometrics
- · Industrial application

General Description

ON Semiconductor's MT9V124 is a 1/13-inch CMOS digital image sensor with an active-pixel array of 648H x 488V. It includes sophisticated camera functions such as auto exposure control, auto white balance, black level control, flicker detection and avoidance, and defect correction. It is designed for low light performance. It is programmable through a simple two-wire serial interface. The MT9V124 produces extraordinarily clear, sharp digital pictures that make it the perfect choice for a wide range of medical and industrial applications.

Table 1: Key Parameters

| Parameter | | Typical Value | |
|-------------------------------------|-------------|----------------------------------|--|
| Optical format | | 1/13-inch | |
| Active pixe | els | 648 x 488 = 0.3 Mp (VGA) | |
| Pixel size | | 1.75μm | |
| Color filter | rarray | RGB Bayer | |
| Shutter ty | ре | Electronic rolling shutter (ERS) | |
| Input clocl | k range | 18 – 44 MHz | |
| Output | LVDS | 12-bit packet | |
| Frame rate, full resolution | | 30 fps | |
| Responsivity | | 1.65 V/lux*sec | |
| SNR _{MAX} Dynamic range | | 33.4 dB | |
| | | 58 dB | |
| C | Analog | 2.5-3.1V | |
| Supply voltage | Digital | 1.7-1.95V | |
| Voitage | Digital I/O | 1.7-1.95V or 2.5-3.1V | |
| Power consumption | | 55 mW | |
| Operating temperature (ambient) -TA | | −30 °C to +70 °C | |
| Chief ray angle | | 24° | |
| Package o | ptions | Bare die, CSP | |



Ordering Information

Table 2: Available Part Numbers

| Part Number | Product Description | Orderable Product Attribute Description |
|-------------------------|----------------------------|---|
| MT9V124D00STCK22DC1-200 | RGB color die | Die Sales, 200 μm Thickness |
| MT9V124EBKSTC-CR | CSP with 400 μm coverglass | Chip Tray without Protective Film |





Table of Contents

| Features | 1 |
|---|----|
| Applications | 1 |
| General Description | 1 |
| Ordering Information | |
| Functional Description | |
| Register and Variable Description | 27 |
| Serial Low Voltage Differential Signaling (LVDS) Output | 28 |
| Two-Wire Serial Interface | 30 |
| One-Time Programming Memory (OTPM) | |
| Spectral Characteristics | 34 |
| Electrical Specifications | 35 |
| Power Sequence | |
| Package Dimensions | 41 |
| Revision History | 43 |

©Semiconductor Components Industries, LLC, 2015.





List of Figures

| Figure 1: | MT9V124 Block Diagram | 6 |
|------------|--|--------|
| Figure 2: | Typical Configuration (Connection) | |
| Figure 3: | 25-ball Assignments (Top View) | |
| Figure 4: | Sensor Core Block Diagram | |
| Figure 5: | Pixel Color Pattern Detail | |
| Figure 7: | Six Pixels in Normal and Column Mirror Readout Mode (Internal Data Format before Serializer) | .14 |
| Figure 8: | Eight Pixels in Normal and Column Skip 2X Readout Mode (Internal Data Format before Serializ | zer)15 |
| Figure 9: | Pixel Readout (no skipping) | .15 |
| Figure 10: | Pixel Readout (x_odd_inc = 3, y_odd_inc = 1) | .16 |
| Figure 11: | Image Flow Processor | |
| Figure 12: | Color Bar Test Pattern | |
| Figure 13: | Gamma Correction Curve | .20 |
| Figure 14: | 0° Hue | .21 |
| Figure 15: | –22° Hue | .22 |
| Figure 16: | +22° Hue | |
| Figure 17: | BT656 Image Data with Only Odd Field SAV/EAV Codes | .26 |
| Figure 18: | LVDS Typical Serial Interface | .28 |
| Figure 19: | LVDS Serial Output Timing | .29 |
| Figure 20: | Single READ from Random Location | .31 |
| Figure 21: | Single Read from Current Location | .32 |
| Figure 22: | Sequential READ, Start from Random Location | .32 |
| Figure 23: | Sequential READ, Start from Current Location | .32 |
| Figure 24: | Single WRITE to Random Location | .33 |
| Figure 25: | Sequential WRITE, Start at Random Location | .33 |
| Figure 26: | Chief Ray Angle (CRA) vs. Image Height | .34 |
| Figure 27: | Quantum Efficiency | .34 |
| Figure 28: | Two-Wire Serial Bus Timing Parameters | .39 |
| Figure 29: | Power-Up Sequence | |
| Figure 30: | Package Mechanical Drawing | .42 |

ON Semiconductor®



List of Tables

| Table 1: | Key Parameters | |
|-----------|---|----|
| Table 2: | Available Part Numbers | |
| Table 3: | Pin Descriptions | 9 |
| Table 4: | Status of Output Signals During Reset and Standby | |
| Table 5: | YCbCr Output Data Ordering | |
| Table 6: | RGB Ordering in Default Mode | |
| Table 7: | 2-Byte Bayer Format | |
| Table 8: | Summary of MT9V124 Variables | |
| Table 9: | LVDS Packet Format | 28 |
| Table 10: | LVDS Serial Output Data Timing (for EXTCLK = 22MHz) | 29 |
| Table 11: | EXTCLK Input Range | |
| Table 12: | Absolute Maximum Ratings | |
| Table 13: | Operating Conditions | |
| Table 14: | DC Electrical Characteristics | 36 |
| Table 15: | Operating/Standby Current Consumption | |
| Table 16: | LVDS Output Port DC Specifications | |
| Table 17: | LVDS Output Port DC Specifications | 37 |
| Table 18: | Two-Wire Serial Interface Timing Data | |
| Table 19: | Power Up Signal Timing | |
| Table 20: | Package Dimensions | |

Functional Description


ON Semiconductor's MT9V124 is a 1/13-inch VGA CMOS digital image sensor with an integrated advanced camera system. This camera system features a microcontroller (MCU), a sophisticated image flow processor (IFP), and a serial port (using LVDS signaling). The microcontroller manages all functions of the camera system and sets key operation parameters for the sensor core to optimize the quality of raw image data entering the IFP. The sensor core consists of an active pixel array of 648 x 488 pixels with programmable timing and control circuitry. It also includes an analog signal chain with automatic offset correction, programmable gain, and a 10-bit analog-to-digital converter (ADC).

The entire system-on-a-chip (SOC) has an ultra-low power operational mode and a superior low-light performance that is particularly suitable for medical applications. The MT9V124 features ON Semiconductor's breakthrough low-noise CMOS imaging technology that achieves near-CCD image quality (based on signal-to-noise ratio and low-light sensitivity) while maintaining the inherent size, cost, and integration advantages of CMOS.

Architecture Overview

The MT9V124 combines a VGA sensor core with an IFP to form a stand-alone solution for both image acquisition and processing. Both the sensor core and the IFP have internal registers that can be controlled by the user. In normal operation, an integrated microcontroller autonomously controls most aspects of operation. The processed image data is transmitted to the external host system through an LVDS bus. Figure 1 shows the major functional blocks of the MT9V124.

Figure 1: MT9V124 Block Diagram





Sensor Core

The MT9V124 has a color image sensor with a Bayer color filter arrangement and a VGA active-pixel array with electronic rolling shutter (ERS). The sensor core readout is 10 bits. The sensor core also supports separate analog and digital gain for all four color channels (R, Gr, Gb, B).

Image Flow Processor (IFP)

The advanced IFP features and flexible programmability of the MT9V124 can enhance and optimize the image sensor performance. Built-in optimization algorithms enable the MT9V124 to operate with factory settings as a fully automatic and highly adaptable system-on-a-chip (SOC) for most camera systems.

These algorithms include shading correction, defect correction, color interpolation, edge detection, color correction, aperture correction, and image formatting with cropping and scaling.

Microcontroller Unit (MCU)

The MCU communicates with all functional blocks by way of an internal ON Semiconductor proprietary bus interface. The MCU firmware executes the automatic control algorithms for exposure and white balance.

System Control

The MT9V124 has a phase-locked loop (PLL) oscillator that can generate the internal sensor clock from the common system clock. The PLL adjusts the incoming clock frequency up, allowing the MT9V124 to run at almost any desired resolution and frame rate within the sensor's capabilities.

Low-power consumption is a very important requirement for all components of medical devices. The MT9V124 provides power-conserving features, including an internal soft standby mode and a hard standby mode.

A two-wire serial interface bus enables read and write access to the MT9V124's internal registers and variables. The internal registers control the sensor core, the color pipeline flow, the output interface, auto white balance (AWB) and auto exposure (AE).

Output Interface

Image data is provided to the host system by a serial LVDS interface. The Start bit, 8-bit image data, Line_Valid, Frame_Valid and Stop bit are packetized in a 12-bit packet. The output data format is available in either raw data or processed data. Processed data format includes YCbCr, RGB-565, BT656 with odd SAV/EAV code. It also supports the SOC Bypass 8+2 data format over the 12-bit packet.


System Interfaces

Figure 2 on page 8 shows typical MT9V124 device connections. For low-noise operation, the MT9V124 requires separate power supplies for analog and digital sections. Both power supply rails should be decoupled from ground using capacitors as close as possible to the die.

The MT9V124 provides dedicated signals for digital core and I/O power domains that can be at different voltages. The PLL and analog circuitry require clean power sources. Table 3, "Pin Descriptions," on page 9 provides the signal descriptions for the MT9V124.



Figure 2: **Typical Configuration (Connection)**



Notes:

- 1. This typical configuration shows only one scenario out of multiple possible variations for this sensor.
- 2. ON Semiconductor recommends a 1.5k Ω resistor value for the two-wire serial interface RPULL-UP; however, greater values may be used for slower transmission speed.
- 3. All inputs must be configured with VDD IO.
- 4. ON Semiconductor recommends that $0.1\mu F$ and $1\mu F$ decoupling capacitors for each power supply are mounted as close as possible to the module (Low-Z path). Actual values and numbers may vary depending on layout and design considerations, such as capacitor effective series resistance (ESR), dielectric, or power supply source impedance.
- 5. LVDS output requires termination resistor (140 Ω) to be placed closely at the sensor side.




Signal Descriptions

Table 3: Pin Descriptions

| MT9V124 Sensor Signal Name | Module Signal Name | Ball Number | Туре | Description |
|----------------------------------|--------------------------|-----------------------------------|--------|--|
| EXTCLK | EXTCLK | E2 | Input | Input clock signal. |
| STANDBY | STBY | A2 | Input | Controls sensor's standby mode, active HIGH. |
| SCLK | SCLK | D4 | Input | Two-wire serial interface clock. |
| SDATA | Sdata | E4 | I/O | Two-wire serial interface data. |
| LVDS_P | LVDS_P | E1 | Output | LVDS positive output. |
| LVDS_N | LVDS_N | D2 | Output | LVDS negative output. |
| VDD | Vdd | C2, D5 | Supply | Digital power (TYP 1.8V). |
| VAA, VDD_PLL | Vaa | C1 | Supply | Analog and PLL power (TYP 2.8V). |
| VDD_IO | VDD_IO | C3 | Supply | I/O power supply (TYP 1.8V). |
| DGND, GND_IO, GND_PLL | DGND | B3, B5, D1 | Supply | Digital, I/O, and PLL ground. |
| AGND | AGND | B1 | Supply | Analog ground. |
| VPP | VPP | A1 | Supply | OTPM power |
| DNU | DNU | A3,A4,A5,B2,B4, C4,C5,D3,E3,E5 | | |

Figure 3: 25-ball Assignments (Top View)



Power-On Reset

The MT9V124 includes a power-on reset feature that initiates a reset upon power-up. A soft reset is issued by writing commands through the two-wire serial interface.



Standby

The MT9V124 supports two different standby modes:

- · Hard standby mode
- · Soft standby mode

The hard standby mode is invoked by asserting STANDBY pin. It then disables all the digital logic within the image sensor, and only supports being awoken by de-asserting the STANDBY pin. The soft standby mode is enabled by a single register access, which then disables the sensor core and most of the digital logic. However, the two-wire serial interface is kept alive, which allows the image sensor to be awoken via a serial register access.

All output signal status during standby are shown in Table 4.

Table 4: Status of Output Signals During Reset and Standby

| Signal | Reset | Post-Reset | Standby |
|--------|--------|------------|---------|
| LVDS_P | High-Z | High-Z | High-Z |
| LVDS_N | High-Z | High-Z | High-Z |

Module ID

The MT9V124 provides 4 bits of module ID that can be read by the host processor from register 0x001A[15:12]. The module ID is programmed through the OTPM.



Image Data Output Interface

The High Speed LVDS output port on MT9V124 can transmit the sensor image data to the host system over a lengthy differential twisted pair cable.

The MT9V124 provides a serial high-speed output port, which is able for driving standard IEEE 1596.3-1996 LVDS receiver/deserializers such as the DS92LV1212A LVDS Deserializer by National Semiconductor.

Image data is provided to the host system by the serial LVDS interface. The Start bit, 8-bit image data, LV, FV, and Stop bit are packetized in a 12-bit packet. The output interface block can select either raw data or processed data. Processed data format includes YCbCr, RGB-565, and BT656 with odd SAV/EAV code. It also supports the SOC Bypass 8+2 data format over the 12-bit packet.

The LVDS port is disabled when Hard Standby or Soft Standby is asserted.



Sensor Control


The sensor core of the MT9V124 is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. Figure 4 shows a block diagram of the sensor core. It includes the VGA active-pixel array. The timing and control circuitry sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and reading that row, the pixels in the row integrate incident light. The exposure is controlled by varying the time interval between reset and readout. Once a row has been selected, the data from each column is sequenced through an analog signal chain, including offset correction, gain adjustment, and ADC. The final stage of sensor core converts the output of the ADC into 10-bit data for each pixel in the array.

The pixel array contains optically active and light-shielded (dark) pixels. The dark pixels are used to provide data for the offset-correction algorithms (black level control).

The sensor core contains a set of control and status registers that can be used to control many aspects of the sensor behavior including the frame size, exposure, and gain setting. These registers are controlled by the MCU firmware and are also accessible by the host processor through the two-wire serial interface.

The output from the sensor core is a Bayer pattern; alternate rows are a sequence of either green and red pixels or blue and green pixels. The offset and gain stages of the analog signal chain provide per-color control of the pixel data.


Figure 4: Sensor Core Block Diagram





The sensor core uses a Bayer color pattern, as shown in Figure 5. The even-numbered rows contain green and red pixels; odd-numbered rows contain blue and green pixels. Even-numbered columns contain green and blue pixels; odd-numbered columns contain red and green pixels.


Figure 5: Pixel Color Pattern Detail



The MT9V124 sensor core pixel array is shown with pixel (0,0) in the bottom right corner, which reflects the actual layout of the array on the die. Figure 6 on page 14 shows the image shown in the sensor during normal operation.

When the image is read out of the sensor, it is read one row at a time, with the rows and columns sequenced.

Figure 6: Imaging a Scene



The sensor core supports different readout options to modify the image before it is sent to the IFP. The readout can be limited to a specific window size of the original pixel array.

By changing the readout order, the image can be mirrored in the horizontal direction.

The image output size is set by programming row and column start and end address registers. The edge pixels in the 648 x 488 array are present to avoid edge effects and should not be included in the visible window.

When the sensor is configured to mirror the image horizontally, the order of pixel readout within a row is reversed, so that readout starts from the last column address and ends at the first column address. Figure 7 shows a sequence of 6 pixels being read out with normal readout and reverse readout. This change in sensor core output is corrected by the IFP.

Figure 7: Six Pixels in Normal and Column Mirror Readout Mode (Internal Data Format before Serializer)






Figure 8: Eight Pixels in Normal and Column Skip 2X Readout Mode (Internal Data Format before Serializer)




Figure 9 on page 15 through Figure on page 17 show the different skipping modes supported in MT9V124.

Figure 9: Pixel Readout (no skipping)






Figure 10: Pixel Readout (x_odd_inc = 3, y_odd_inc = 1)





Image Flow Processor

Image control processing in the MT9V124 is implemented in the IFP hardware logic. The IFP registers can be programmed by the host processor. For normal operation, the microcontroller automatically adjusts the operational parameters of the IFP. Figure 11 shows the image data processing flow within the IFP.

Figure 11: Image Flow Processor



For normal operation of the MT9V124, streams of raw image data from the sensor core are continuously fed into the color pipeline. The MT9V124 features an automatic color bar test pattern generation function to emulate sensor images as shown in Figure 12 on page 18.

Color bar test pattern generation can be selected by programming a register.



Figure 12: Color Bar Test Pattern

| Test Pattern | Example |
|------------------------------|---------|
| REG= 0x8400, 0x15 // SEQ_CMD | |
| REG= 0x8400, 0x16 // SEQ_CMD | |
| REG= 0x8400, 0x17 // SEQ_CMD | |
| REG= 0x8400, 0x18 // SEQ_CMD | |
| REG= 0x8400, 0x19 // SEQ_CMD | |



Image Corrections

Image stream processing starts with multiplication of all pixel values by a programmable digital gain. This can be independently set to separate values for each color channel (R, Gr, Gb, B). Independent color channel digital gain can be adjusted with variables.

Lenses tend to produce images whose brightness is significantly attenuated near the edges. There are also other factors causing fixed pattern signal gradients in images captured by image sensors. The cumulative result of all these factors is known as image shading. The MT9V124 has an embedded shading correction module that can be programmed to counter the shading effects on each individual R, Gb, Gr, and B color signal.

The IFP performs continuous defect correction that can mask pixel array defects such as high dark-current (hot) pixels and pixels that are darker or brighter than their neighbors due to photoresponse nonuniformity. The module is edge-aware with exposure that is based on configurable thresholds. The thresholds are changed continuously based on the brightness of the current scene. Enabling and disabling noise reduction, and setting thresholds can be defined through variable settings.

Color Interpolation and Edge Detection

In the raw data stream fed by the sensor core to the IFP, each pixel is represented by a 10-bit integer, which can be considered proportional to the pixel's response to a one-color light stimulus, red, green, or blue, depending on the pixel's position under the color filter array. Initial data processing steps, up to and including the defect correction, preserve the one-color-per-pixel nature of the data stream, but after the defect correction it must be converted to a three-colors-per-pixel stream appropriate for standard color processing. The conversion is done by an edge-sensitive color interpolation module. The module adds the incomplete color information available for each pixel with information extracted from an appropriate set of neighboring pixels. The algorithm used to select this set and extract the information seeks the best compromise between preserving edges and filtering out high-frequency noise in flat field areas. The edge threshold can be set through variable settings.

Color Correction and Aperture Correction

To achieve good color fidelity of the IFP output, interpolated RGB values of all pixels are subjected to color correction. The IFP multiplies each vector of three pixel colors by a 3 x 3 color correction matrix. The color correction matrix can either be programmed by the user or automatically selected by the AWB algorithm implemented in the IFP. Color correction should ideally produce output colors that are independent of the spectral sensitivity and color crosstalk characteristics of the image sensor. The optimal values of the color correction matrix elements depend on those sensor characteristics. The color correction variables can be adjusted through variable settings.

To increase image sharpness, a programmable 2D aperture correction (sharpening filter) is applied to color-corrected image data. The gain and threshold for 2D correction can be defined through variable settings.




Gamma Correction

The gamma correction curve (as shown in Figure 13) is implemented as a piecewise linear function with 19 knee points, taking 12-bit arguments and mapping them to 8-bit output. The abscissas of the knee points are fixed at 0, 64, 128, 256, 512, 768, 1024, 1280, 1536, 1792, 2048, 2304, 2560, 2816, 3072, 3328, 3584, 3840, and 4096.

The MT9V124 IFP includes a block for gamma correction that has the capability to adjust its shape, based on brightness, to enhance the performance under certain lighting conditions. Two custom gamma correction tables may be uploaded, one corresponding to a brighter lighting condition, the other one corresponding to a darker lighting condition. The final gamma correction table used depends on the brightness of the scene and can take the form of either uploaded tables or an interpolated version of the two tables. A single (non-adjusting) table for all conditions can also be used.

Figure 13: Gamma Correction Curve



Special effects like negative image, sepia, or B/W can be applied to the data stream at this point. These effects can be enabled and selected by registers.

To remove high- or low-light color artifacts, a color kill circuit is included. It affects only pixels whose luminance exceeds a certain preprogrammed threshold. The U and V values of those pixels are attenuated proportionally to the difference between their luminance and the threshold.



Image Scaling and Cropping

To ensure that the size of images output by the MT9V124 can be tailored to the needs of all users, the IFP includes a scaler module. When enabled, this module performs rescaling of incoming images—shrinks them to selected width and height without reducing the field of view and without discarding any pixel values. The scaler ratios are computed from image output size and the FOV. The scaled output must not be greater than 352. Output widths greater than this must not use the scaler.

By configuring the cropped and output windows to various sizes, different zooming levels for 4X, 2X, and 1X can be achieved. The height and width definitions for the output window must be equal to or smaller than the cropped image. The image cropping and scaler module can be used together to implement a digital zoom.

Hue Rotate

The MT9V124 has integrated hue rotate. This feature will help for improving the color image quality and give customers the flexibility for fine color adjustment and special color effects.

Figure 14: 0° Hue



REG= 0xA00F, 0x00 // CAM_HUE_ANGLE



Figure 15: -22° Hue



REG= 0xA00F, 0xEA // CAM_HUE_ANGLE

Figure 16: +22° Hue



REG= 0xA00F, 0x16 // CAM_HUE_ANGLE



Auto Exposure

The AE algorithm performs automatic adjustments of the image brightness by controlling exposure time, and analog gains of the sensor core as well as digital gains applied to the image.

The AE algorithm analyzes image statistics collected by the exposure measurement engine, and then programs the sensor core and color pipeline to achieve the desired exposure. AE uses 4 x 4 exposure statistics windows, which can be scaled in size to cover any portion of the image.

The MT9V124 uses Average Brightness Tracking (Average Y), which uses a constant average tracking algorithm where a target brightness value is compared to a current brightness value, and the gain and integration time are adjusted accordingly to meet the target requirement. The MT9V124 also has a weighted AE algorithm that allows the sensor to be configured to respond to scene illuminance based on each of the weights in the windows.

The auto exposure can be configured to respond to scene illuminance based on certain criteria by adjusting gains and integration time based on scene brightness.

Auto White Balance

The MT9V124 has a built-in AWB algorithm designed to compensate for the effects of changing spectra of the scene illumination on the quality of the color rendition. The algorithm consists of two major parts: a measurement engine performing statistical analysis of the image and a module performing the selection of the optimal color correction matrix, digital, and sensor core analog gains. While default settings of these algorithms are adequate in most situations, the user can reprogram base color correction matrices and place limits on color channel gains.

The AWB algorithm estimates the dominant color temperature of a light source in a scene and adjusts the B/G, R/G gain ratios accordingly to produce an image for sRGB display in which grey and white surfaces are reproduced faithfully. This usually means that R,G,B are roughly equal for these surfaces hence the word "balance".

The AWB algorithm uses statistics collected from the last frame to calculate the required B/G and R/G ratios and set the blue and red analog sensor gains and digital SOC gains to reproduce the most accurate grey and white surfaces

Flicker Detection and Avoidance

Flicker occurs when the integration time is not an integer multiple of the period of the light intensity. The automatic flicker detection module does not compensate for the flicker, but rather avoids it by detecting the flicker frequency and adjusting the integration time. For integration times below the light intensity period (10ms for 50Hz environment, 8.33ms for 60Hz environment), flicker cannot be avoided.

While this fast flickering is marginally detectable by the human eye, it is very noticeable in digital images because the flicker period of the light source is very close to the range of digital images' exposure times.

Many CMOS sensors use a "rolling shutter" readout mechanism that greatly improves sensor data readout times. This allows pixel data to be read out much sooner than other methods that wait until the entire exposure is complete before reading out the first pixel data. The rolling shutter mechanism exposes a range of pixel rows at a time. This range of exposed pixels starts at the top of the image and then "rolls" down to the bottom

during the exposure period of the frame. As each pixel row completes its exposure, it is ready to be read out. If the light source oscillates (flickers) during this rolling shutter exposure period, the image appears to have alternating light and dark horizontal bands.

If the sensor uses the traditional snapshot readout mechanism, in which all pixels are exposed at the same time and then the pixel data is read out, then the image may appear overexposed or underexposed due to light fluctuations from the flickering light source. Lights operating on AC electric systems produce light flickering at a frequency of 100Hz or 120Hz, twice the frequency of the power line.

To avoid this flicker effect, the exposure times must be multiples of the light source flicker periods. For example, in a scene lit by 120Hz lighting, the available exposure times are 8.33ms, 16.67ms, 25ms, 33.33ms, and so on. (The need for an exposure time less than 8.33ms under artificial light is extremely rare.)

In this case, the AE algorithm must limit the integration time to an integer multiple of the light's flicker period.

By default, the MT9V124 does all of this automatically, ensuring that all exposure times avoid any noticeable light flicker in the scene. The MT9V124 AE algorithm is always setting exposure times to be integer multipliers of either 100Hz or 120Hz. The flicker detection module keeps monitoring the incoming frames to detect whether the scene's lighting has changed to the other of the two light source frequencies. A 50Hz/60Hz Tungsten lamp can be used to calibrate the flicker detect settings.

Output Conversion and Formatting

The YUV data stream can either exit the color pipeline as is or be converted before exit to an alternative YUV or RGB data format.

Color Conversion Formulas

Y'U'V'

This conversion is BT 601 scaled to make YUV range from 0 through 255. This setting is recommended for JPEG encoding and is the most popular, although it is not well defined and often misused in various operating systems.

$$Y' = 0.299 \times R' + 0.587 \times G' + 0.114 \times B'$$
 (EQ 1)

$$U' = 0.564 \times (B' - Y') + 128$$
 (EQ 2)

$$V' = 0.713 \times (R' - Y') + 128$$
 (EQ 3)

There is an option where 128 is not added to U'V'.

Y'Cb'Cr' Using sRGB Formulas

The MT9V124 implements the sRGB standard. This option provides YCbCr coefficients for a correct 4:2:2 transmission.

Note: 16 < Y601 < 235; 16 < Cb < 240; 16 < Cr < 240; and 0 < = RGB < = 255

$$Y' = (0.2126 \times R' + 0.7152 \times G' + 0.0722 \times B') \times (219/256) + 16$$
 (EQ 4)

$$Cb' = 0.5389 \times (B' - Y') \times (224/256) + 128$$
 (EQ 5)

$$Cr' = 0.635 \times (R' - Y') \times (224/256) + 128$$
 (EQ 6)



Y'U'V' Using sRGB Formulas

These are similar to the previous set of formulas, but have YUV spanning a range of 0 through 255.

$$Y' = 0.2126 \times R' + 0.7152 \times G' + 0.0722 \times B' + 128$$
 (EQ 7)

$$U' = 0.5389 \times (B' - Y') + 128 = -0.1146 \times R' - 0.3854 \times G' + 0.5 \times B' + 128$$
 (EQ 8)

$$V' = 0.635 \times (R' - Y') + 128 = 0.5 \times R' - 0.4542 \times G' - 0.0458 \times B' + 128$$
 (EQ 9)

There is an option to disable adding 128 to U'V'. The reverse transform is as follows:

$$R' = Y + 1.5748 \times (V - 128)$$
 (EQ 10)

$$G' = Y - 0.1873 \times (U - 128) - 0.4681 \times (V - 128)$$
 (EQ 11)

$$B' = Y + 1.8556 \times (U - 128)$$
 (EQ 12)

Uncompressed YUV/RGB Data Ordering

The MT9V124 supports swapping YCbCr mode, as illustrated in Table 5.

Table 5: YCbCr Output Data Ordering

| Mode | | Data Se | quence | |
|-------------------|-----------------|-----------------|------------------|------------------|
| Default (no swap) | Cb _i | Yi | Cr _i | Y _{i+1} |
| Swapped CrCb | Cr _i | Yi | Cb _i | Y _{i+1} |
| Swapped YC | Yi | Cb _i | Y _{i+1} | Cr _i |
| Swapped CrCb, YC | Yi | Cr _i | Y _{i+1} | Cb _i |

The RGB output data ordering in default mode is shown in Table 6. The odd and even bytes are swapped when luma/chroma swap is enabled. R and B channels are bitwise swapped when chroma swap is enabled.

Table 6: RGB Ordering in Default Mode

| Mode (Swap Disabled) | Byte | $D_7D_6D_5D_4D_3D_2D_1D_0$ |
|----------------------|------|----------------------------|
| 565RGB | Odd | $R_7R_6R_5R_4R_3G_7G_6G_5$ |
| | Even | $G_4G_3G_2B_7B_6B_5B_4B_3$ |

Uncompressed 10-Bit Bypass Output

Raw 10-bit Bayer data from the sensor core can be output in bypass mode by using DOUT[7:0] with a special 8 + 2 data format, shown in Table 7.

Table 7: 2-Byte Bayer Format


| Byte | Bits Used | Bit Sequence |
|------------|-----------------------------|------------------------------------|
| Odd bytes | 8 data bits | $D_9D_8D_7D_6D_5D_4D_3D_2$ |
| Even bytes | 2 data bits + 6 unused bits | 00000D ₁ D ₀ |



BT656

YUV data can also be output in BT656 format with only Odd field SAV/EAV codes. The BT656 data output will be progressive data and not interlaced (R0x3C00[5] = 1). Figure 17 depicts the data format before the serializer internal to the device, or after the external deserializer.

Figure 17: BT656 Image Data with Only Odd Field SAV/EAV Codes





Register and Variable Description

To change internal registers and RAM variables of MT9V124, use the two-wire serial interface through the external host device.

The sequencer is responsible for coordinating all events triggered by the user.

The sequencer provides the high-level control of the MT9V124. Commands are written to the command variable to start streaming, stop streaming, and to select test pattern modes. Command execution is confirmed by reading back the command variable with a value of zero. The sequencer state variable can also be checked for transition to the desired state. All configuration of the sensor (start/stop row/column, mirror, skipping) and the SOC (image size, format) and automatic algorithms for AE, AWB, low light, are performed when the sequencer is in the stopped state.

When the sequencer is in the idle or test pattern state the algorithms and register updates are not performed, allowing the host complete manual control

Table 8: Summary of MT9V124 Variables


| Name | Info |
|---------------------|-------------------------------|
| Monitor Variables | General information |
| Sequencer Variables | Programming control interface |
| FD Variables | Flicker Detect |
| AE_Track Variables | Auto Exposure |
| AWB Variables | Auto White Balance |
| Stat Variables | Statistics |
| Low Light Variables | Low Light |
| Cam Variables | Sensor specific settings |

Serial Low Voltage Differential Signaling (LVDS) Output

The MT9V124 provides a serial high-speed output port which supports all the data formats. MT9V124 is intended to drive standard IEEE 1596.3-1996LVDS receiver/deserializers. The internal serializer transforms the parallel data into serial in a 12-bit packet, allowing the data be transported via a lengthy (several meters) twisted pair cable.

The LVDS output requires a differential termination resistor (Rtx_term = $140\Omega\pm1\%$) that must be provided off-chip and close to the LVDS pins.

Figure 18: LVDS Typical Serial Interface



LVDS Data Packet Format

The LVDS output is the standard 12-bit package with start bit, 10-bit payload and stop bit supported by many off the shelf descrializers.

Table 9 describes the LVDS packet format; Figure 19 shows the LVDS data timing.

Table 9: LVDS Packet Format

| 12-Bit Packet | Data Format |
|---------------|-----------------|
| Bit[0] | START BIT "1" |
| Bit[1] | PixelData[0] |
| Bit[2] | PixelData[1] |
| Bit[3] | PixelData[2] |
| Bit[4] | PixelData[3] |
| Bit[5] | PixelData[4] |
| Bit[6] | PixelData[5] |
| Bit[7] | PixelData[6] |
| Bit[8] | PixelData[7] |
| Bit[9] | LINEVALID (LV) |
| Bit[10] | FRAMEVALID (FV) |
| Bit[11] | STOP BIT "0" |

Figure 19: LVDS Serial Output Timing




Table 10: LVDS Serial Output Data Timing (for EXTCLK = 22MHz)

| Name | Min | Typical | Max | Unit |
|-------|------|---------|-------|------|
| tDW | 3.78 | 3.78 | 4.629 | nS |
| 1/tDW | 216 | 264 | 264 | Mbps |

Table 11: EXTCLK Input Range

| Name | Min | Typical | Max | Unit |
|--------|-----|---------|-----|------|
| EXTCLK | 18 | 22 | 44 | MHz |

If EXTCLK is greater than 22 MHz, the PLL must be set to obtain an equivalent internal pixel clock to 22 MHz. The internal pixel clock is multiplied by 12 to achieve the serializer output frequency of maximum 264 MHz.

Two-Wire Serial Interface

The two-wire serial interface bus enables read and write access to control and status registers within the MT9V124.

The interface protocol uses a master/slave model in which a master controls one or more slave devices. The MT9V124 always operates in slave mode. The host (master) generates a clock (SCLK) that is an input to the MT9V124 and is used to synchronize transfers. Data is transferred between the master and the slave on a bidirectional signal (SDATA).

Protocol

Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements, as follows:

- 1. a (repeated) start condition
- 2. a slave address/data direction byte
- 3. a 16-bit register address (8-bit addresses are not supported)
- 4. an (a no) acknowledge bit
- 5. a 16-bit data transfer (8-bit data transfers are supported using XDMA byte access)
- 6. a stop condition

The bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

A start condition is defined as a HIGH-to-LOW transition on SDATA while SCLK is HIGH.

At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a repeated start or restart condition.

A stop condition is defined as a LOW-to-HIGH transition on SDATA while SCLK is HIGH.

Data is transferred serially, 8 bits at a time, with the most significant bit (MSB) transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes. One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.

MT9V124 Slave Address

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A "0" in bit [0] indicates a WRITE, and a "1" indicates a READ. The slave address default is 0x7A.

Messages

Message bytes are used for sending MT9V124 internal register addresses and data. The host should always use 16-bit address (two bytes) and 16-bit data to access internal registers. Refer to READ and WRITE cycles in Figure 20 on page 31 through Figure 24 on page 33.

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA LOW. For data transfers, SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.



The no-acknowledge bit is generated when the receiver does not drive SDATA low during the SCLK clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

Typical Operation


A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a READ or a WRITE, where a "0" indicates a WRITE and a "1" indicates a READ. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.

If the request was a WRITE, the master then transfers the 16-bit register address to which a WRITE will take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master will then transfer the 16-bit data, as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master stops writing by generating a (re)start or stop condition. If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, just as in the WRITE request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, 8 bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The data transfer is stopped when the master sends a no-acknowledge bit.

Single READ from Random Location

Figure 20 shows the typical READ cycle of the host to MT9V124. The first 2 bytes sent by the host are an internal 16-bit register address. The following 2-byte READ cycle sends the contents of the registers to host.

Figure 20: Single READ from Random Location





Single READ from Current Location

Figure 21 shows the single READ cycle without writing the address. The internal address will use the previous address value written to the register.


Figure 21: Single Read from Current Location

| | Previou | s Reg Ado | dress, N | | N+1 | | N+2 | | N+L-1 | \supset |
|---|---------------|-----------|-----------|---|-----------|---|-----------|------------|-----------|-----------|
| S | Slave Address | 1 A | Read Data | А | Read Data | А | Read Data | lacksquare | Read Data | Ā |

Sequential READ, Start from Random Location

This sequence (Figure 22) starts in the same way as the single READ from random location (Figure 20 on page 31). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.


Figure 22: Sequential READ, Start from Random Location



Sequential READ, Start from Current Location

This sequence (Figure 23) starts in the same way as the single READ from current location (Figure 21). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte reads until "L" bytes have been read.

Figure 23: Sequential READ, Start from Current Location



Single Write to Random Location

Figure 24 shows the typical WRITE cycle from the host to the MT9V124. The first 2 bytes indicate a 16-bit address of the internal registers with most-significant byte first. The following 2 bytes indicate the 16-bit data.


Figure 24: Single WRITE to Random Location

| | Previous Reg Address, N | | | | | X | Reg Address, M | \/\ | M+1 | |
|---|-------------------------|---|---|-------------------|---|------------------|----------------|------------|--------|---|
| S | Slave Address | 0 | Α | Reg Address[15:8] | Α | Reg Address[7:0] | А | Write Data | A A | Р |

Sequential WRITE, Start at Random Location

This sequence (Figure 25) starts in the same way as the single WRITE to random location (Figure 24). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte writes until "L" bytes have been written. The WRITE is terminated by the master generating a stop condition.

Figure 25: Sequential WRITE, Start at Random Location



One-Time Programming Memory (OTPM)

The MT9V124 has one-time programmable memory (OTPM) for supporting defect correction, module ID, and other customer-related information. There are 2784 bits of OTPM available for features such as Lens Shading Correction, Color Correction Matrix, White Balance Weight, and user-defined information. The OTPM programming requires the data to be first placed in OTPM buffer and the presence of VPP. The proper procedure and timing must be followed.



Spectral Characteristics

Figure 26: Chief Ray Angle (CRA) vs. Image Height





Figure 27: Quantum Efficiency





Electrical Specifications

Caution Stresses above those listed in Table 12 may cause permanent damage to the device.

Table 12: Absolute Maximum Ratings

| | | Rat | | |
|-------------------------------|---|------|--------------|------|
| Symbol | Parameter | Min | Max | Unit |
| Vdd | Core digital voltage | -0.3 | 2.4 | V |
| VDD_IO | I/O digital voltage | -0.3 | 4.0 | V |
| VAA | Analog voltage | -0.3 | 4.0 | V |
| VAA_PIX | Pixel supply voltage | -0.3 | 4.0 | V |
| VPP | OTPM power supply | 8 | 9.5 | V |
| VIN | Input voltage | -0.3 | VDD_IO + 0.3 | V |
| T _{OP} | Operating temperature (measure at junction) | -30 | 70 | °C |
| T _{STG} ¹ | Storage temperature | -40 | 85 | °C |

Note:

This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the product specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Table 13: Operating Conditions

| Symbol | Parameter | Min | Тур | Max | Units |
|----------------|-------------------------------------|-----|-----|------|-------|
| VDD | Core digital voltage | 1.7 | 1.8 | 1.95 | V |
| VDD_IO | I/O digital voltage | 2.5 | 2.8 | 3.1 | V |
| | ly o digital voltage | 1.7 | 1.8 | 1.95 | V |
| VAA | Analog voltage | 2.5 | 2.8 | 3.1 | V |
| VAA_PIX | Pixel supply voltage | 2.5 | 2.8 | 3.1 | V |
| VPP | OTPM power supply | 8 | 8.5 | 9 | V |
| T _J | Operating temperature (at junction) | -30 | 55 | 70 | °C |

Table 14: DC Electrical Characteristics

| Symbol | Parameter | Condition | Min | Max | Unit |
|--------|-----------------------|--------------------------|--------------|--------------|------|
| VIH | Input HIGH voltage | | 0.7 * VDD_IO | VDD_IO + 0.5 | V |
| VIL | Input LOW voltage | | -0.3 | 0.3 * VDD_IO | V |
| lin | Input leakage current | VIN = 0V or VIN = VDD_IO | | 10 | μΑ |
| Voн | Output HIGH voltage | VDD_IO = 1.8V, IOH = 2mA | 1.7 | - | V |
| | | VDD_IO = 1.8V, IOH = 4mA | 1.6 | - | V |
| | | VDD_IO = 1.8V, IOH = 8mA | 1.4 | - | V |
| | | VDD_IO = 2.8V, IOH = 2mA | 2.7 | - | V |
| | | VDD_IO = 2.8V, IOH = 4mA | 2.6 | - | V |
| | | VDD_IO = 2.8V, IOH = 8mA | 2.5 | - | V |
| Vol | Output LOW voltage | VDD_IO = 1.8V, IOH = 2mA | - | 0.1 | V |
| | | VDD_IO = 1.8V, IOH = 4mA | _ | 0.2 | V |
| | | VDD_IO = 1.8V, IOH = 8mA | - | 0.4 | V |
| | | VDD_IO = 2.8V, IOH = 2mA | _ | 0.1 | V |
| | | VDD_IO = 2.8V, IOH = 4mA | - | 0.2 | V |
| | | VDD_IO = 2.8V, IOH = 8mA | _ | 0.4 | V |

Table 15: Operating/Standby Current Consumption

 f EXTCLK = 44 MHz; voltages = Typ or Max; T_J = Typ or Max; excludes VDD_IO current

| Symbol | Parameter | Condition | Тур | Unit |
|----------------------------|---|--|-------|------|
| IDD | Digital operating current | | 9.5 | mA |
| IAA | Analog operating current | | 7 | mA |
| IDD_PLL | PLL supply current | | 5 | mA |
| | Total supply current | | 21.5 | mA |
| | Total power consumption | | 55 | mW |
| Hard standby | Total standby current when asserting the STANDBY signal | | 19 | μΑ |
| | Standby power | | 44 | μW |
| Soft standby (clock on) | Total standby current | ^f EXTCLK = 44 MHz, Soft standby mode | 1.67 | mA |
| | Standby power | | 3.016 | mW |
| Soft standby (clock off) | Total standby current | Soft standby mode | 19 | μΑ |
| | Standby power | | 44.2 | μW |





Table 16: LVDS Output Port DC Specifications

| Parameter | Symbol | Conditions | Min | Тур | Max | Units |
|---------------------------------|-----------------------------------|------------|------|------|------|-------|
| Output voltage high | V _{oh} | | | | 1650 | mV |
| Output voltage low | V _{ol} | | 850 | | | mV |
| Differential output voltage | V _{od} | | 280 | 360 | 460 | mV |
| Output offset voltage | V _{os} | See text | 1000 | 1192 | 1400 | mV |
| Single-ended output resistance | Ro | | 150 | | 250 | Ω |
| Output resistance mismatch | ΔRo | | | | 12 | % |
| Reflection coefficient mismatch | Δρ | | | | 8 | % |
| Differential output mismatch | ΔV_{od} | | | | 6 | mV |
| Offset voltage mismatch | ΔV_{os} | See text | | | 30 | mV |
| Output short-circuit current | I _{sa} , I _{sb} | | | | 17 | mA |
| Output short-circuit current | I _{sab} | | | | 10 | mA |
| Standing power-supply current | I _{vddio} | | | | 8 | mA |

Table 17: LVDS Output Port DC Specifications

| Parameter | Symbol | Conditions | Min | Тур | Max | Units |
|-------------------------------|-------------------|----------------------------------|-----|-----|-----|-------|
| Clock signal duty cycle | clock | 250 MHz; C _{load} = 6pF | 48 | | 53 | 5 |
| Differential signal rise time | t _r | C _{load} = 6pF | | | 360 | ps |
| Differential signal fall time | t _f | C _{load} = 6pF | | | 360 | ps |
| Propagation delay | t _p | C _{load} = 6pF | | | 2.5 | ns |
| Differential skew | t _{skew} | C _{load} = 6pF | | | | πσ |





Table 18: Two-Wire Serial Interface Timing Data

^fEXTCLK = 22 MHz; VDD = 1.8V; VDD_IO = 1.8V; VAA = 2.8V; VAA_PIX = 2.8V; VDD_PLL = 2.8V


| | | Standa | rd-Mode | Fast-I | Mode | |
|---|---------------------|--------|-------------------|-------------------------|------------------|------|
| Parameter | Symbol | Min | Max | Min | Max | Unit |
| SCLK Clock Frequency | ^f SCL | 0 | 100 | 0 | 400 | KHz |
| Hold time (repeated) START condition. | | | | | | |
| After this period, the first clock pulse is generated | ^t HD;STA | 4.0 | - | 0.6 | - | μS |
| LOW period of the SCLK clock | ^t LOW | 4.7 | - | 1.3 | - | μS |
| HIGH period of the SCLK clock | ^t HIGH | 4.0 | - | 0.6 | - | μS |
| Set-up time for a repeated START condition | ^t SU;STA | 4.7 | - | 0.6 | - | μS |
| Data hold time: | ^t HD;DAT | 04 | 3.45 ⁵ | 0 ⁶ | 0.9 ⁵ | μS |
| Data set-up time | ^t SU;DAT | 250 | - | 100 ⁶ | - | nS |
| Rise time of both SDATA and SCLK signals | ^t r | - | 1000 | 20 + 0.1Cb ⁷ | 300 | nS |
| Fall time of both SDATA and SCLK signals | ^t f | - | 300 | 20 + 0.1Cb ⁷ | 300 | nS |
| Set-up time for STOP condition | ^t SU;STO | 4.0 | - | 0.6 | = | μS |
| Bus free time between a STOP and START condition | ^t BUF | 4.7 | - | 1.3 | - | μS |
| Capacitive load for each bus line | Cb | - | 400 | - | 400 | pF |
| Serial interface input pin capacitance | CIN_SI | - | 3.3 | - | 3.3 | pF |
| SDATA max load capacitance | CLOAD_SD | - | 30 | - | 30 | pF |
| SDATA pull-up resistor | RSD | 1.5 | 4.7 | 1.5 | 4.7 | ΚΩ |


Notes:

- 1. This table is based on I²C standard (v2.1 January 2000). Philips Semiconductor.
- 2. Two-wire control is I²C-compatible.
- 3. All values referred to V_{IHmin} = 0.9 VDD and V_{ILmax} = 0.1 VDD levels. Sensor EXCLK = 22 MHz.
- 4. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the undefined region of the falling edge of SCLK.
- 5. The maximum ^tHD;DAT has only to be met if the device does not stretch the LOW period (^tLOW) of the SCLK signal.
- 6. A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement tSU;DAT 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it must output the next data bit to the SDATA line tr max + tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I²C-bus specification) before the SCLK line is released.
- 7. Cb = total capacitance of one bus line in pF.



Figure 28: Two-Wire Serial Bus Timing Parameters





Power Sequence

Powering up the sensor requires the supply rails to be applied in a particular order to ensure sensor start up in a normal operation and prevent undesired condition such as latch up from happening. Refer to Figure 29 and Table 19 for detailed timing requirement.

Figure 29: Power-Up Sequence




Table 19: Power Up Signal Timing

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------|----------------------------------|-----|-----|-----|---------|
| t1 | Delay from VDD to VAA and VDD_IO | 0 | - | 500 | ms |
| t2 | EXTCLK activation | t1 | 100 | - | ms |
| t3 | Internal POR Duration | 70 | - | - | EXTCLKs |
| t4 | First I ² C Write | 50 | - | - | EXTCLKs |




Package Dimensions

Table 20: Package Dimensions

| | | Nominal | Min | Max | Nominal | Min | Max |
|---|-----------|-------------|---------|---------|---------|----------|---------|
| Parameter | Symbol | Millimeters | | Inches | | | |
| Package Body Dimension X | Α | 2.69355 | 2.66855 | 2.71855 | 0.10605 | 0.10506 | 0.10703 |
| Package Body Dimension Y | В | 2.69355 | 2.66855 | 2.71855 | 0.10605 | 0.10506 | 0.10703 |
| Package Height | С | 0.670 | 0.615 | 0.725 | 0.02638 | 0.02421 | 0.02854 |
| Cavity height (glass to pixel distance) | C4 | 0.041 | 0.037 | 0.045 | 0.00161 | 0.00146 | 0.00177 |
| Glass Thickness | C3 | 0.400 | 0.390 | 0.410 | 0.01575 | 0.01535 | 0.01614 |
| Package Body Thickness | C2 | 0.570 | 0.535 | 0.605 | 0.02244 | 0.02106 | 0.02382 |
| Ball Height | C1 | 0.100 | 0.070 | 0.130 | 0.00394 | 0.00276 | 0.00512 |
| Ball Diameter | D | 0.200 | 0.170 | 0.230 | 0.00787 | 0.00669 | 0.00906 |
| Total Ball Count | N | 25 | | | | | |
| Ball Count X axis | N1 | 5 | | | | | |
| Ball Count Y axis | N2 | 5 | | | | | |
| UBM | U | 0.240 | 0.230 | 0.250 | 0.00945 | 0.00906 | 0.00984 |
| Pins Pitch X axis | J1 | 0.500 | 0.490 | 0.510 | 0.01969 | 0.01929 | 0.02008 |
| Pins Pitch Y axis | J2 | 0.500 | 0.490 | 0.510 | 0.01969 | 0.01929 | 0.02008 |
| BGA ball center to package center offset in X-direction | Х | 0 | -0.025 | 0.025 | 0 | -0.00098 | 0.00098 |
| BGA ball center to package center offset in Y-direction | Υ | 0 | -0.025 | 0.025 | 0 | -0.00098 | 0.00098 |
| Edge to Ball Center Distance along X axis | S1 | 0.347 | 0.317 | 0.377 | 0.01365 | 0.01247 | 0.01483 |
| Edge Ball Center Distance along Y axis | S2 | 0.347 | 0.317 | 0.377 | 0.01365 | 0.01247 | 0.01483 |

Figure 30: Package Mechanical Drawing





Revision History

| Rev. C | | 5/5/15 |
|--------|--|----------|
| | Updated to ON Semiconductor template | |
| | Removed Confidential marking | |
| | Updated "Ordering Information" on page 2 | |
| Rev. B | | 11/17/11 |
| | Updated Table 20, "Package Dimensions," on page 41 | |
| Rev. A | | 7/26/10 |
| | Initial release | |

A-Pix is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of intellectual propose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim