

# Low Harmonic Distortion 32-Channel SPST High Voltage Analog Switch

## Features

- ▶ 32-channel high voltage analog switch
- ▶ 3.3V or 5.0V CMOS input logic level
- ▶ 30MHz data shift clock frequency
- ▶ HVCMOS technology for high performance
- ▶ Very low quiescent power dissipation (10 $\mu$ A)
- ▶ Low parasitic capacitance
- ▶ DC to 50MHz analog signal frequency
- ▶ -60dB typical off isolation at 5.0MHz
- ▶ CMOS logic circuitry for low power
- ▶ Excellent noise immunity
- ▶ Cascadable serial data register with latches
- ▶ Flexible operating supply voltages

## Applications

- ▶ Medical ultrasound imaging
- ▶ NDT metal flaw detection
- ▶ Piezoelectric transducer drivers
- ▶ Inkjet printer heads
- ▶ Optical MEMS modules


## General Description

The HV2802 is a low charge injection, 32-channel, high voltage analog switch intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as medical ultrasound imaging, driving piezoelectric transducers, and printers.

Input data are shifted into a 32-bit shift register that can then be retained in a 32-bit latch. To reduce any possible clock feed through noise, the latch enable bar should be left high until all bits are clocked in. Data are clocked in during the rising edge of the clock. Using HVCMOS technology, this device combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

The device is suitable for various combinations of high voltage supplies, e.g.,  $V_{PP}/V_{NN}$ : +40V/-160V, +100V/-100V, and +160V/-40V.

## Block Diagram




## Ordering Information

Part Number	Package Option	Packing
HV2802LB-G	78-Ball LFGA	260/Tray

-G denotes a lead (Pb)-free / RoHS compliant package

## Pin Configuration



**78-Ball LFGA**  
**Top View**  
*(Balls on the bottom of the package.)*

## Absolute Maximum Ratings


Parameter	Value
$V_{DD}$ logic supply	-0.5V to +6.5V
$V_{PP}$ - $V_{NN}$ differential supply	220V
$V_{PP}$ positive supply	-0.5V to $V_{NN}$ +200V
$V_{NN}$ negative supply	+0.5V to -200V
Logic input voltage	-0.5V to $V_{DD}$ +0.3V
Analog signal range	$V_{NN}$ to $V_{PP}$
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to 150°C
Power dissipation	1.5W

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Typical Thermal Resistance

Package	$\theta_{ja}$
78-Ball LFGA	36°C/W

## Product Marking



L = Lot Number  
 YY = Year Sealed  
 WW = Week Sealed  
 A = Assembler ID  
 C = Country of Origin  
 — = "Green" Packaging

Package may or may not include the following marks: Si or

**78-Ball LFGA**

## Recommended Operating Conditions

Sym	Parameter	Value
$V_{DD}$	Logic power supply voltage	3.0V to 5.5V
$V_{PP}$	Positive high voltage supply	+40V to $V_{NN}$ +200V
$V_{NN}$	Negative high voltage supply	-40V to -160V
$V_{IH}$	High level input voltage	$0.9V_{DD}$ to $V_{DD}$
$V_{IL}$	Low level input voltage	0V to $0.1V_{DD}$
$V_{SIG}$	Analog signal voltage peak-to-peak	$V_{NN}$ +10V to $V_{PP}$ -10V
$T_A$	Operating free air temperature	0°C to 70°C

### Notes:

- Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
- $V_{SIG}$  must be  $V_{NN} \leq V_{SIG} \leq V_{PP}$  or floating during power up/down transition.
- Rise and fall times of power supplies  $V_{DD}$ ,  $V_{PP}$  and  $V_{NN}$  should not be less than 1.0msec.


**DC Electrical Characteristics** (Over recommended operating conditions unless otherwise specified)

Sym	Parameter	0°C		+25°C			+70°C		Unit	Conditions	
		Min	Max	Min	Typ	Max	Min	Max			
R <sub>ONS</sub>	Small signal switch ON-resistance	-	30	-	26	38	-	48	Ω	I <sub>SIG</sub> = 5.0mA	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V
		-	25	-	22	27	-	32		I <sub>SIG</sub> = 200mA	V <sub>NN</sub> = -160V
		-	25	-	22	27	-	30		I <sub>SIG</sub> = 5.0mA	V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V
		-	18	-	18	24	-	27		I <sub>SIG</sub> = 200mA	V <sub>NN</sub> = -100V
		-	23	-	20	25	-	30		I <sub>SIG</sub> = 5.0mA	V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V
		-	22	-	16	25	-	27		I <sub>SIG</sub> = 200mA	V <sub>NN</sub> = -40V
ΔR <sub>ONS</sub>	Small signal switch ON-resistance matching	-	20	-	5.0	20	-	20	%	I <sub>SIG</sub> = 5.0mA, V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V	
R <sub>ONL</sub>	Large signal switch ON-resistance	-	-	-	15	-	-	-	Ω	V <sub>SIG</sub> = V <sub>PP</sub> -10V, I <sub>SIG</sub> = 1A	
I <sub>SOL</sub>	Switch off leakage per switch	-	5.0	-	1.0	10	-	15	μA	V <sub>SIG</sub> = V <sub>PP</sub> -10V, V <sub>NN</sub> +10V	
V <sub>OS</sub>	DC offset switch off	-	300	-	100	300	-	300	mV	No load	
	DC offset switch on	-	500	-	100	500	-	500			
I <sub>PPQ</sub>	Quiescent V <sub>PP</sub> supply current	-	-	-	10	50	-	-	μA	All switches off	
I <sub>NNQ</sub>	Quiescent V <sub>NN</sub> supply current	-	-	-	-10	-50	-	-			
I <sub>PPQ</sub>	Quiescent V <sub>PP</sub> supply current	-	-	-	10	50	-	-	μA	All switches on, I <sub>SW</sub> = 5.0mA	
I <sub>NNQ</sub>	Quiescent V <sub>NN</sub> supply current	-	-	-	-10	-50	-	-			
I <sub>SW</sub>	Switch output peak current	-	3.0	-	3.0	2.0	-	2.0	A	V <sub>SIG</sub> duty cycle < 0.1%	
f <sub>SW</sub>	Output switching frequency	-	-	-	-	50	-	-	kHz	Duty cycle = 50%	
I <sub>PP</sub>	Average V <sub>PP</sub> supply current	-	16	-	-	20	-	22	mA	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V	All output switches are turning on and off at 50kHz with no load
		-	14	-	-	14	-	14		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V	
		-	14	-	-	14	-	14		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V	
I <sub>NN</sub>	Average V <sub>NN</sub> supply current	-	16	-	-	20	-	22	mA	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V	All output switches are turning on and off at 50kHz with no load
		-	14	-	-	14	-	14		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V	
		-	14	-	-	14	-	14		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V	
I <sub>DD</sub>	Average V <sub>DD</sub> supply current	-	8.0	-	-	8.0	-	8.0	mA	f <sub>CLK</sub> = 5.0MHz, V <sub>DD</sub> = 5.0V	
I <sub>DDQ</sub>	Quiescent V <sub>DD</sub> supply current	-	10	-	-	10	-	10	μA	All logic inputs are static	
I <sub>SOR</sub>	Data out source current	0.45	-	0.45	0.70	-	0.40	-	mA	V <sub>OUT</sub> = V <sub>DD</sub> -0.7V	
I <sub>SINK</sub>	Data out sink current	0.45	-	0.45	0.70	-	0.40	-	mA	V <sub>OUT</sub> = 0.7V	
C <sub>IN</sub>	Logic input capacitance	-	10	-	-	10	-	10	pF	---	

**AC Electrical Characteristics** (Over recommended operating conditions unless otherwise specified)

Sym	Parameter	0°C		+25°C			+70°C		Unit	Conditions
		Min	Max	Min	Typ	Max	Min	Max		
t <sub>SD</sub>	Set up time before $\overline{LE}$ rises	25	-	25	-	-	25	-	ns	---
t <sub>WLE</sub>	Time width of $\overline{LE}$	56	-	-	56	-	56	-	ns	V <sub>DD</sub> = 3.0V
		12	-	-	12	-	12	-		V <sub>DD</sub> = 5.0V
t <sub>DO</sub>	Clock delay time to data out	8.0	40	8.0	19	40	8.0	40	ns	V <sub>DD</sub> = 3.0V
		8.0	30	8.0	15	30	8.0	30		V <sub>DD</sub> = 5.0V
t <sub>WCLR</sub>	Time width of CLR	55	-	55	-	-	55	-	ns	---
t <sub>SU</sub>	Set up time data to clock	21	-	21	-	-	21	-	ns	V <sub>DD</sub> = 3.0V
		7.0	-	7.0	-	-	7.0	-		V <sub>DD</sub> = 5.0V
t <sub>H</sub>	Hold time data from clock	5.0	-	5.0	-	-	5.0	-	ns	V <sub>DD</sub> = 3.0V
		7.0	-	7.0	-	-	7.0	-		V <sub>DD</sub> = 5.0V
f <sub>CLK</sub>	Clock frequency	-	8	-	-	8	-	8	MHz	V <sub>DD</sub> = 3.0V
		-	20	-	-	20	-	20		V <sub>DD</sub> = 5.0V
t <sub>R</sub> , t <sub>F</sub>	Clock rise and fall times	-	50	-	-	50	-	50	ns	---
t <sub>ON</sub>	Turn on time	-	5.0	-	-	5.0	-	5.0	μs	V <sub>SIG</sub> = V <sub>PP</sub> -10V, R <sub>LOAD</sub> = 10kΩ
t <sub>OFF</sub>	Turn off time	-	5.0	-	-	5.0	-	5.0		
dv/dt	Maximum V <sub>SIG</sub> slew rate	-	20	-	-	20	-	20	V/ns	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V
		-	20	-	-	20	-	20		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V
		-	20	-	-	20	-	20		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V
K <sub>O</sub>	Off isolation	-30	-	-30	-33	-	-30	-	dB	f = 5.0MHz, 1.0kΩ//15pF load
		-58	-	-58	-60	-	-58	-		f = 5.0MHz, 50Ω load
K <sub>CR</sub>	Switch crosstalk	-60	-	-60	-70	-	-60	-	dB	f = 5.0MHz, 50Ω load
I <sub>ID</sub>	Output switch isolation diode current	-	300	-	-	300	-	300	mA	300ns pulse width, 2.0% duty cycle
C <sub>SG(OFF)</sub>	Off capacitance SW to GND	-	14	-	9.0	14	-	14	pF	V <sub>SIG</sub> = 0V, f = 1.0MHz
C <sub>SG(ON)</sub>	On capacitance SW to GND	-	17	-	12	17	-	17		
+V <sub>SPK</sub>	Output voltage spike SWA	-	-	-	-	+150	-	-	mV	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V R <sub>LOAD</sub> = 50Ω
-V <sub>SPK</sub>		-	-	-	-	-150	-	-		
+V <sub>SPK</sub>		-	-	-	-	+150	-	-		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V R <sub>LOAD</sub> = 50Ω
-V <sub>SPK</sub>		-	-	-	-	-150	-	-		
+V <sub>SPK</sub>		-	-	-	-	+150	-	-		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V R <sub>LOAD</sub> = 50Ω
-V <sub>SPK</sub>		-	-	-	-	-150	-	-		
+V <sub>SPK</sub>	Output voltage spike SWB	-	-	-	-	+150	-	-	mV	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V R <sub>LOAD</sub> = 50Ω
-V <sub>SPK</sub>		-	-	-	-	-150	-	-		
+V <sub>SPK</sub>		-	-	-	-	+150	-	-		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V R <sub>LOAD</sub> = 50Ω
-V <sub>SPK</sub>		-	-	-	-	-150	-	-		
+V <sub>SPK</sub>		-	-	-	-	+150	-	-		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V R <sub>LOAD</sub> = 50Ω
-V <sub>SPK</sub>		-	-	-	-	-150	-	-		
QC	Charge injection	-	-	-	820	-	-	-	pC	V <sub>PP</sub> = +40V, V <sub>NN</sub> = -160V
		-	-	-	600	-	-	-		V <sub>PP</sub> = +100V, V <sub>NN</sub> = -100V
		-	-	-	350	-	-	-		V <sub>PP</sub> = +160V, V <sub>NN</sub> = -40V

Test Circuits




Truth Table

D0	D1	...	D15	D16	...	D31	$\overline{LE}$	CLR	SW0	SW1	...	SW15	SW16	...	SW31
L	-		-	-		-	L	L	OFF	-		-	-		-
H	-		-	-		-	L	L	ON	-		-	-		-
-	L		-	-		-	L	L	-	OFF		-	-		-
-	H		-	-		-	L	L	-	ON		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		L	-		-	L	L	-	-		OFF	-		-
-	-		H	-		-	L	L	-	-		ON	-		-
-	-	...	-	L	...	-	L	L	-	-	...	-	OFF	...	-
-	-		-	H		-	L	L	-	-		-	ON		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		-	L	L	-	-		-	-		-
-	-		-	-		L	L	L	-	-		-	-		OFF
-	-		-	-		H	L	L	-	-		-	-		ON
X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE						
X	X	X	X	X	X	X	X	H	ALL SWITCHES OFF						

Notes:

1. The 32 switches operate independently.
2. Serial data is clocked in on the L to H transition of the CLK.
3. All 32 switches go to a state retaining their latched condition at the rising edge of  $\overline{LE}$ . When  $\overline{LE}$  is low the shift registers data flow through the latch.
4.  $D_{OUT}$  is high when data in the register 31 is high.
5. Shift registers clocking has no effect on the switch states if  $\overline{LE}$  is high.
6. The CLR clear input overrides all other inputs.

Logic Timing Waveforms



**Pin Function**

Pin	Function
A1	SW2B
-	-
A3	SW1B
A4	SW0B
A5	DOUT
A6	GND
A7	VDD
A8	$\overline{LE}$
-	-
A10	SW31A
A11	SW30A
-	-
A13	SW29B
B1	SW3A
B2	SW2A
-	-
B4	SW1A
B5	SW0A
B6	NC
B7	DIN
B8	CLK
B9	CLR


Pin	Function
B10	SW31B
B11	SW30B
B12	SW28B
B13	SW29A
C1	SW4A
C2	SW3B
C12	SW27B
C13	SW28A
D1	SW5A
D2	SW4B
D12	SW26B
D13	SW27A
E1	SW6A
E2	SW5B
E12	SW25B
E13	SW26A
F1	SW7A
F2	SW6B
F12	SW24B
F13	SW25A
G1	SW8A
G2	SW7B

Pin	Function
G12	SW23B
G13	SW24A
H1	SW9A
H2	SW8B
H12	SW22B
H13	SW23A
J1	SW10A
J2	SW9B
J12	SW21B
J13	SW22A
K1	SW11A
K2	SW10B
K12	SW20B
K13	SW21A
L1	SW12A
L2	SW11B
L12	SW19B
L13	SW20A
M1	SW13A
M2	SW12B
-	-
-	-

Pin	Function
-	-
M6	SW14A
M7	SW15A
M8	SW16A
M9	SW17A
M10	NC
-	-
M12	SW18A
M13	SW19A
N1	SW13B
N2	VNN
-	-
N4	VPP
N5	NC
N6	SW14B
N7	SW15B
N8	SW16B
N9	SW17B
N10	VPP
-	-
N12	VNN
N13	SW18B

# 78-Ball LFGA Package Outline (LB)

9.00x9.00mm body, 1.00mm height (max), 0.65mm pitch



**Notes:**

- Ball A1 identifier must be located in the index area indicated. Ball A1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbol		A	A1	b	D	D1	E	E1	e
Dimension (mm)	MIN	0.90	0.10	0.25	8.925	7.80 BSC	8.925	7.80 BSC	0.65 BSC
	NOM	0.95	0.15	0.30	9.000		9.000		
	MAX	1.00	0.20	0.35	9.075		9.075		

Drawings not to scale.

Supertex Doc. #: DSPD-78LFGALB, Version A092612.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <http://www.supertex.com/packaging.html>.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. (website: <http://www.supertex.com>)