LIN/CAN SBC/System-IC

The NCV7462 is a monolithic LIN/CAN System−Basis−Chip with enhanced feature set useful in Automotive Body Control systems. Besides the bus interfaces the IC features two 5 V voltage regulators, high−side and low−side switches to control LED's and relays, and supervision functionality like a window watchdog. This allows a highly integrated solution by replacing external discrete components while maintaining the system flexibility. As a consequence, the board space and ECU weight can be minimized.

Features

- Main Supply Functional Operating Range from 5 V to 28 V
- Main Supply Parametrical Operating Range 6 V to 18 V
- CAN High Speed Transceiver Compliant to ISO11898
- TxD Time−out on CAN
- LIN Physical Layer According to LIN 2.x and SAEJ2602
- Programmable TxD Time−out on LIN
- Power Management Through Operating Modes: Normal, Standby, Sleep and Flash
- Low Drop Voltage Regulator VR1: 5 V / 250 mA, ±2% Output Tolerance
- Reverse Current Protected Low Drop Voltage Regulator VR2: 5 V / 50 mA, ±2% Output Tolerance
- 3x Wake−up Inputs, e.g. For Contact Monitoring
- Wake−up Logic with Cyclic Contact Monitoring
- Wake−up Source Recognition
- Independent PWM Functionality for All Outputs (integrated PWM registers)
- Window Watchdog with Programmable Times
- 2x Low–Side Driver (typ. 3 Ω) with Over–load Protection and Active Clamp; e.g. for Relays
- 1x High–Side Driver (typ. 1 Ω) with Over– and Under–load Detection and Auto−Recovery; e.g. for Bulbs, LED's and Switches
- 1x High–Side Driver (Selectable Between Typ. 2 Ω and 7 Ω) with Over− and Under−load Detection; e.g. for LED's and Switches
- 3x High–Side Driver (typ. 7 Ω) with Over– and Under–load Detection; e.g. for LED's and Switches
- 2x Operational Amplifier for Current Sensing
- 24−Bit SPI Interface
- Protection Against Short Circuit, Over−voltage and Over−temperature
- SSOP36−EP Package
- This is a Pb−Free Device

ON Semiconductor®

www.onsemi.com

DQ SUFFIX CASE 940AB

MARKING DIAGRAM

- $WW = Work Week$
- G = Pb–Free Package

ORDERING INFORMATION

See detailed ordering and shipping information on page [54](#page-53-0) of this data sheet.

Typical Applications like

- De−centralized Door Electronic Systems
- Body Control Units (BCUs)
- Climate Control Systems

Table of Contents

PIN−OUT

Figure 2. Package Pin−out

Table 1. PIN DESCRIPTION

Table [1](#page-2-0). PIN DESCRIPTION

APPLICATION CIRCUIT

Figure 3. Application Diagram

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 3. RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 4. THERMAL CHARACTERISTICS

THERMAL RESISTANCE

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 5. VS SUPPLY

1. Values based on design and characterization, not tested in production.

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 6. VOLTAGE REGULATOR VR1

Table 7. VOLTAGE REGULATOR VR2

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 8. VR1 UNDER−VOLTAGE DETECTOR

Table 9. VCC_CAN SUPPLY INPUT

2. Values based on design and characterization, not tested in production.

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 10. HIGH−SIDE OUTPUTS (OUT1−4)

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 11. HIGH−SIDE OUTPUT (OUT_HS)

Table 12. LOW−SIDE RELAY OUTPUT (LS1/2)

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 13. INH HIGH−SIDE SWITCH

Table 14. WAKE−UP (WU1−3)

Table 15. CURRENT AMPLIFIER OP1/2

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 16. MODE TRANSITION TIMING

Table 17. NRES AND INTN SIGNAL TIMING

Table 18. INTERNAL PWM AND TIMERS

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 19. DRIVERS/VR2 TIMING

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 20. SPI TIMING

3. Values based on design and characterization, not tested in production.

Figure 5. SPI Timing Parameters

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, unless otherwise specified)

Table 21. WINDOW WATCHDOG

ELECTRICAL CHARACTERISTICS

(–40°C ≤ T」≤ 150°C, 5 V ≤ Vs ≤ 28 V, Normal mode, unless otherwise specified); the following bus loads are considered: L1 = 1 k Ω / 1 nF; $L2 = 660 \Omega / 6.8$ nF; $L3 = 500 \Omega / 10$ nF.

Table 22. LIN TRANSMITTER DC CHARACTERISTICS

Table 23. LIN RECEIVER DC CHARACTERISTICS

ELECTRICAL CHARACTERISTICS

(–40°C ≤ T」≤ 150°C, 5 V ≤ Vs ≤ 28 V, Normal Mode, unless otherwise specified); the following bus loads are considered: L1 = 1 k Ω / 1 nF; $L2 = 660 \Omega / 6.8$ nF; $L3 = 500 \Omega / 10$ nF.

ELECTRICAL CHARACTERISTICS

(–40°C ≤ T」≤ 150°C, 5 V ≤ Vs ≤ 28 V, Normal mode, unless otherwise specified); the following bus loads are considered: L1 = 1 k Ω / 1 nF; $L2 = 660 \Omega / 6.8$ nF; $L3 = 500 \Omega / 10$ nF.

Table 25. LIN RECEIVER DYNAMIC CHARACTERISTICS

Figure 6. LIN Dynamic Characteristics − Duty Cycles

Figure 7. LIN Dynamic Characteristics − Transmitter Slope

ELECTRICAL CHARACTERISTICS

(–40°C ≤ T」≤ 150°C, 5 V ≤ Vs ≤ 28 V, Normal mode, unless otherwise specified); the following bus loads are considered: L1 = 1 k Ω / 1 nF; $L2 = 660 \Omega / 6.8$ nF; $L3 = 500 \Omega / 10$ nF.

Figure 8. LIN Dynamic Characteristics − Receiver

Figure 9. LIN Wakeup

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, Normal mode, unless otherwise specified)

Table 26. CAN TRANSMITTER DC CHARACTERISTICS

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, Normal mode, unless otherwise specified)

Table 27. CAN RECEIVER DC CHARACTERISTICS

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, Normal mode, unless otherwise specified)

Table 28. CAN DYNAMIC CHARACTERISTICS

Figure 10. CAN Dynamic Characteristics

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, Normal mode, unless otherwise specified)

Table 29. VSPLIT CHARACTERISTICS

Table 30. RxDL/INTN, RxDC, SDO Outputs

Table 31. NRES Output

ELECTRICAL CHARACTERISTICS

(−40°C ≤ TJ ≤ 150°C, 6 V ≤ Vs ≤ 18 V, Normal mode, unless otherwise specified)

Table 32. TxDx/FLASH, SDI, SCLK, CSN Inputs

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

FUNCTIONAL DESCRIPTION

The NCV7462 is a monolithic LIN/CAN System−Basis−Chip with enhanced feature set useful in automotive body control systems. Besides the bus interfaces the IC features two 5 V voltage regulators, several high−side and low−side switches to control LEDs and relays plus supervision functionality like a window watchdog. This allows a highly integrated solution by replacing external discrete components while maintaining the valuable flexibility. Due to this the board space and ECU weight can be minimized to the lowest level.

Power Supply and Regulators

VS − Main Power Supply

VS pin is the main power supply of the device. In the application, it will be typically connected to the KL30 or KL15 car node. It is necessary to provide an external reverse−polarity protection and filtering capacitor on the VS supply − see Figure [3](#page-4-0).

VS supply is monitored with respect to the following events:

- VS power−on reset is detected as a crossing of VS POR level (typ. 3.45 V). When VS remains below VS_POR, the device is passive and provides no functionality, the SPI registers are reset to their default values. When VS rises above VS_POR, the device starts following its state diagram through the power−up state. This event is latched in the SPI bit "COLD_START" so that the application software can detect the VS connection.
- VS Under−Voltage is detected when VS falls below VS_UV threshold (typ. 5.5 V). A VS under−voltage can be encountered, for example, with a discharged car battery or during engine cranking. The high−side and low−side drivers are typically forced off in order to protect the loads and LIN transmission is disabled. The exact driver reaction depends on the SPI control settings − see par. "VS Over− and Under−Voltage". Under−voltage events are flagged through SPI bit "VS_UV".
- VS Over−Voltage is detected when VS rises over VS_OV threshold (typ. 21 V). Similarly to the under−voltage, the high−side and low−side drivers are de−activated based on the SPI settings and the event is flagged through SPI bit "VS_OV".

GND1, GND2 − Ground Connections

The device ground connection is split to two pins – GND1 and GND2. Both pins have to be connected on the application PCB.

Regulator VR1

VR1 is a low−drop output regulator providing 5 V voltage derived from the VS main supply. It is able to deliver up to 250 mA and is primarily intended to supply the application microcontroller unit (MCU) and related 5 V loads (e.g. its own MCU−related digital inputs/outputs). An external capacitor needs to be connected on VR1 pin in order to ensure the regulator's stability and to filter the disturbances caused by the connected loads.

The VR1 pin can also be used in the application to supply the on−chip CAN transceiver through the dedicated input pin VCC_CAN. The supply line must be carefully filtered by external components in this case so that the mutual disturbances between the CAN communication line and the other VR1 loads (mainly MCU) are limited.

VR1 voltage is supplying all digital low−voltage input/output pins.

The protection and monitoring of the VR1 regulator consist of the following features:

- VR1 Current Limitation − the current protection ensures fast enough charging of the external capacitor at start−up while protecting the regulator in case of shorts to ground
- Junction Temperature Monitor − the junction temperature is monitored and when it rises above the second shutdown level, the VR1 regulator is de−activated for a defined period of time (typ. 1 sec). In case of re−occurring thermal shutdowns, the device is forced to the sleep mode in order to protect the regulators and the full application. For details, see par. "Thermal Protection".
- VR1 Failure Comparator − during the VR1 start−up and operation, the VR1 voltage is continuously compared with Vfail_VR1 level (typ. 2 V). During startup, if VR1 does not rise above Vfail_VR1 level within Tshort_VR1 (typ. 4 ms), it's considered shorted to ground and the device is forced to sleep mode. During the VR1 operation, any dip below Vfail_VR1 level longer than Tfail_VR1 (typ. $5 \mu s$) is considered a failure − temporary excursions of VR1 under the failure threshold can be caused, for example, by EMC, and can lead to memory data inconsistencies inside the MCU. Both the failure during VR1 startup and the operation are latched in the "VR1_FAIL" SPI bit for subsequent software diagnostics.
- VR1 Reset Comparator − the VR1 regulator output is compared with a reset level VR1_RES (programmable to typ. 74%, 79%, 87% and 91% of the nominal VR1 voltage). If the VR1 level drops below this level for longer than Tflt_VR1_RES (typ. 16 μ s), a reset towards the MCU is generated through the NRES pin and all outputs (OUT1−4, LS1/2, VR2) are switched off until NRES pin becomes high and watchdog is served correctly.
- VR1 Consumption Monitor (Icmp) − to ensure a safe transition into the standby mode, where VR1 remains active while the watchdog is off, the VR1 current consumption is monitored. The watchdog is really

disabled in the standby mode only when the VR1 consumption falls below Icmp_VR1_fall (typ. 1.1 mA). An increase of the VR1 consumption above the Icmp_VR1_rise level activates the watchdog again.

Regulator VR2

The device contains a second low−drop output regulator VR2, generating 5 V out of the VS main supply. The VR2 regulator can deliver up to 50 mA and is intended to supply additional 5 V loads − external sensors, potentiometers, logic etc. An external capacitor must be connected to the VR2 pin in order to provide stabilization and filtering.

It can also supply the on−chip CAN transceiver through the supply input pin VCC_CAN. Because the VR2 current capability does not cover the worst−case CAN transceiver consumption (for dominant transmission and/or a short−circuit on the bus), the external filtering capacitor on VR2 must be carefully dimensioned with respect to the expected CAN bus traffic and relevant environmental conditions (bus terminations, possible cabling failures etc.).

VR2 is protected and monitored by:

- VR2 Current Limitation
- Junction Temperature Monitor − when the junction temperature exceeds the first shutdown level, all load drivers, including VR2, are disabled and the event is flagged through the corresponding SPI status bit − see par. "Thermal Protection" for details.
- VR2 Failure Monitor − during the VR2 start−up and operation in normal and cyclic−sense standby/sleep modes, the VR2 voltage is continuously compared with

VR2 FAIL level (typ. 2 V). Two types of events can be detected based on this comparison:

- ♦ During VR2 operation, any dip below VR2_FAIL level longer than Tfail_VR2 (typ. $2 \mu s$) is considered a transient failure. It is latched into the SPI bit "VR2_FAIL" for subsequent software diagnosis. The regulator remains active.
- If VR2 does not rise above VR_FAIL level within Tshort_VR2 (typ. 4 ms) or dips below the failure level during operation for the same time, it's considered shorted to ground and the regulator is disabled automatically. SPI bits "VR2_FAIL" and "VR2_SHORT" are both set. Read/clear access to both of them is needed before the regulator can be enabled again. The VR2−related control bits remain unchanged.
- Short circuit and Reverse−Biasing Protection − the internal topology of VR2 regulator sustains VR2 shorts to ground and to the VS supply including reverse polarization between VR2 and VS nodes (when the VR2 short is combined with missing supply of the application module). VR2 can be therefore used to supply also loads connected to the module via external cabling.

CAN Transceiver Supply VCC_CAN

The on−chip CAN transceiver block uses two supply paths:

- From the VCC_CAN supply input: in the normal mode, when the transceiver is ready for transmission/reception.
- From the VS supply through internal pre−regulators − in standby and sleep modes, the transceiver monitors bus for remote wakeups. The VCC_CAN supply is not used.

For correct CAN transceiver function in the normal mode, the VCC_CAN pin must be decoupled with an external capacitor to ground.

In the normal operating mode, VCC_CAN supply input is monitored with an under−voltage comparator with level Vfail_VCAN (typ. 4.3 V). The output of the under−voltage detector can be read through SPI status bit "VCAN_UV". This bit is a direct read−out (without latching) of the comparator's output. When the CAN transceiver is enabled, a VCC_CAN under−voltage is additionally latched in the SPI status bit "VCAN_FAIL" for subsequent diagnostics. CAN transceiver functionality is disabled during VCC_CAN under−voltage.

Communication Transceivers

LIN Transceiver

The NCV7462 on−chip LIN transceiver is an interface between a physical LIN bus and the LIN protocol controller. It is compatible to LIN2.x and J2602 specifications.

Unlike the CAN transceiver, the LIN is supplied solely from the VS pin and its state control is therefore simpler:

- In the normal mode of the device, LIN transceiver transmits dominant or recessive symbols on the LIN bus based on the logical level on TxDL pin. The signal received from the bus is indicated on RxDL pin. Both logical pins are referred to the VR1 supply. A resistive pull–up path of typ. 30 k Ω is internally connected between LIN and VS. LIN pin remains recessive regardless the TxDL pin state during VS under−voltage. See par "VS Over− and Under−Voltage" for details.
- In the standby and sleep modes of the device, the LIN transceiver is in its wakeup detection state. Logical level on TxDL is ignored and pin RxDL is kept high until it's used as an interrupt request signal. A LIN bus wakeup corresponds to a dominant symbol at least $T_LIN_$ wake long (typ. 90 μs) followed by a rising edge (i.e. transition to recessive) – see Figure [9](#page-20-0). In this way, false wakeups due to permanent LIN dominant failures are avoided. Only a pull−up current of typ. 15 µA is connected between VS and LIN instead of the 30 kΩ pull–up path. The LIN wakeup detection is by default active in the standby and sleep modes and can be disabled via SPI control registers.

The LIN transceiver features SPI−configurable TxDL dominant time−out timer. This circuit, if enabled, prevents

the bus lines being driven to a permanent dominant state (blocking all network communication) if pin TxDL is forced permanently low by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TxDL. If the duration of the low−level on pin TxDL exceeds the internal timer value T_TxDL_timeout, the transmitter is disabled, driving the bus into a recessive state and the event is latched in the SPI status bit "TO_TxDL". The transmission is de−blocked when "TO_TxDL" bit is reset by the corresponding register "read and clear".

The LIN transceiver provides two LIN slope control modes, configured by SPI bit "LIN_SLOPE".

In normal slope mode the transceiver can transmit and receive data via LIN bus with speed up to 20 kBaud according LIN2.x specification. This mode is used by default.

In low slope mode the slew rate of the signal on the LIN bus is reduced (rising and falling edges of the LIN bus signal are longer). This further reduces the EMC emission. As a consequence the maximum speed on the LIN bus is reduced to 10 kBaud. This mode is suited for applications where the communication speed is not critical. The low slope mode can be configured by setting SPI bit "LIN_SLOPE".

CAN Transceiver

NCV7462 contains a high−speed CAN transceiver compliant with ISO11898−2 and ISO11898−5. It consists of the following sub−blocks: transmitter, receiver, wakeup detector, and common−mode stabilization pin VSPLIT

CAN transceiver control in the normal mode of the device is shown in Table [33](#page-29-0). By default, the CAN transceiver is ready to provide the full−speed interface between the bus and a CAN controller connected on pins RxDC (received data) and TxDC (data to transmit). Through two dedicated SPI control bits, the CAN transceiver can be fully disabled or configured to "listen−only" functionality (RxDC pin continues to signal the received data while the logical level on TxDC is ignored and the transmitter remains in recessive).

The bus common mode can be additionally stabilized by using a split termination with the central tap connected to the VSPLIT pin. The transceiver and the VSPLIT are supplied from VCC_CAN supply input. In order to prevent a faulty node from blocking the bus traffic, the maximum length of the transmitted dominant symbol is limited by a time−out counter to $t_TxDC_timeout (typ. 650 µs)$. In case the TxDC Low signal exceeds the timeout value, the transmitter returns automatically to recessive and the event is latched in the SPI bit "TO_TxDC". The transmission is again de−blocked when "TO_TxDC" bit is reset by the corresponding register "read and clear".

When the CAN transceiver is enabled in the normal operating mode, an under−voltage of VCC_CAN automatically blocks transmission and reception (recessive sent to the bus and RxDC remains High regardless the real CAN bus state). When the VCC_CAN returns above the

under−voltage level, the logical path between the transceiver and the RxDC/TxDC pins is immediately restored.

Table 33. CAN TRANSCEIVER CONTROL IN NORMAL MODE

In the standby and sleep modes of the device, the CAN transceiver is switched to a low−power state, in which only bus wakeup detection is possible. CANH/L pins are biased to ground via the input stage and the VSPLIT pin is kept high−impedant. A valid wakeup on the CAN bus is detected when two consecutive dominants at least tdBUS_dom long (typ. $2.5 \mu s$) are received, each of them followed by a recessive symbol at least $tdBUS_{rec}$ long (typ. 2.5 μ s). RxDC signal remains logically connected to the low−power receiver − it therefore indicates the immediate bus state without waiting for the wakeup pattern. In the standby and sleep modes of the device, the CAN wakeup detection is by default enabled and can be disabled via SPI control registers prior to enter the respective low−power mode.

High− and Low−Side Drivers

High−Side Drivers OUT1−4

High−side drivers OUT1−OUT4 are designed to supply mainly LED's or switches (for cyclic monitoring). When switched on, they connect the corresponding pin to the VS supply. Driver OUT1 can be configured to have two distinct levels of on–resistance: typically 2 Ω in "low–ohmic" and typically 7Ω in "normal–ohmic" configuration (default). Drivers OUT2−4 have always a typical on−resistance of 7Ω .

At the VS power−up or wakeup from the sleep mode, all OUT1−4 drivers are off. Immediately after the device enters the normal mode, they can be set to one of the following states via the corresponding SPI bits:

- Driver is off in all modes (default)
- Driver is on in all modes, except forced sleep mode
- Driver is activated periodically in all modes, except forced sleep mode. The periodicity is driven either by Timer 1 (period from 0.5 sec to 4 sec, on time 10 ms or 20 ms) or Timer 2 (period from 10 ms to 200 ms, on time $100 \mu s$, $200 \mu s$ or 1 ms). Periodical activation can be used, for example, for LED flashing or cyclic contact monitoring.
- Driver is controlled by the on−chip PWM controller in the normal mode and standby or sleep mode with cyclic

sense active. Each OUTx driver has a dedicated 7−bit PWM duty cycle and the base frequency selectable through individual SPI settings.

The SPI settings for the drivers are applied immediately after the SPI frame is successfully completed (CSN rising edge). This can be done even immediately after the device initialization before the first watchdog service. If the watchdog trigger fails or VR1 under−voltage is detected, all drivers are immediately disabled and the SPI settings will be again applied once the watchdog is triggered correctly.

All OUTx outputs are protected by the following features in the normal and cyclic−sense standby and sleep modes:

- Over−current protection and current limitation: if the driver current exceeds the over−current limit for longer than Tfilt OLD OUTx (typ. $60 \mu s$), the event is latched into the SPI status bits and the driver is disabled. It will be again enabled only when the corresponding SPI flag is read and cleared.
- Under−load detection: during the on−time of the driver, a too low current indicates missing load. The under−load event is latched into the corresponding SPI status bits; however, the driver is not disabled and is controlled according the SPI bits. The under−load detection threshold of OUT1 driver depends on its selected on−resistance.
- Thermal protection and VS under/over−voltage protection: through monitoring of the junction temperature and the VS supply voltage; all loads are protected as described in par. "Protection".

OUT3 output is also intended for failure indication. By default, OUT3 switch is not controlled by the SPI settings but by the internal FSO signal − see section "Fail−Safe (FSO) Signal". Only when the FSO signal is disconnected from OUT3 by setting SPI bit "FSO_DIS", OUT3 acts identically to OUT1, 2 and 4.

High−Side Driver OUT_HS

OUT_HS high−side driver is intended for LED's, switch monitoring as well as bulbs (5 W). The typical on resistance of OUT_HS is 1Ω . Its configuration and protection features

are identical to the OUTx high−side drivers, only with different parametrical values.

At the VS power−up or wakeup from the sleep mode, OUT_HS driver is off. Immediately after the device enters the normal mode, it can be set to one of the following states via the corresponding SPI bits:

- Off in all modes (default)
- On in all modes, except forced sleep mode
- Periodical activation controlled by Timer 1 or Timer 2 in all modes, except forced sleep mode
- PWM control in normal mode and standby or sleep mode with cyclic sense active

OUT_HS output is protected by the following features in normal and cyclic−sense standby and sleep modes:

- Over−current protection and current limitation
- Under−load detection
- Thermal protection and VS under/over−voltage protection

Additionally, OUT_HS can be configured to bypass the over−current protection in case the connected load requires an important initial driving current (typically the inrush current with incandescent bulbs). This feature is referred to as over−current auto−recovery. An over−current on OUT HS longer than Tblank OLD OUT HS (typ. $120 \mu s$) will be latched to the SPI status bit and the driver will be switched off. However, if the SPI control bit "OUT_HS_OCR" is set high, OUT_HS will be automatically re−activated after Tflt_OCR (typ. 400 µs) and no SPI status bit "OUT_HS_OC" is set. If the over−current condition persists, the driver enters into oscillations with typ. $120 \text{ }\mu\text{s}$ on, $400 \text{ }\mu\text{s}$ off (exact values depending on the load character). Typically, the MCU software will disable the auto−recovery once the load is supposed to settle (e.g. the bulb is heated up).

Low−Side Drivers LS1/2

NCV7462 offers two low−side drivers LS1 and LS2 primarily intended to drive relays, typically:

- $R = 160 \Omega \pm 10\%$, L = 240/300 mH
- $R = 220 \Omega \pm 10\%$, L = 330/420 mH

For the relay demagnetization, LS1/2 drivers feature active flyback clamps towards ground (no diode to VS) allowing to keep the load off even under load−dump condition on VS. Alternatively, LS1/2 can drive LED's.

LS1/2 can be configured in one of the following states:

- Off in all modes (default)
- On in the normal mode; off in all other modes
- Controlled by individual PWM in the normal mode; off in all other modes

LS1/2 is protected by:

• Over−current protection and current limitation: if the driver current exceeds the over−current limit for longer than Tfilt_OLD_LS1/2 (typ. $60 \,\mu s$), the event is latched into the SPI status bits and the driver is disabled. It will be again enabled only when the corresponding SPI flag is read and cleared.

• Thermal protection and VS under/over−voltage protection: through monitoring of the junction temperature and the VS supply voltage; all loads are protected as described in par. "Protection".

INH Output

INH high−side output is primarily intended to control an external regulator or the LIN master pull−up (see Figure [3](#page-4-0)). When the driver is active, it connects INH pin to the VS supply through a switch (on resistance typ. 23 Ω).

By default, INH is on in the normal mode and off in the standby and sleep modes. It can be switched off in all modes by setting SPI control bit "INH_OFF" high.

INH driver is neither over−current nor under−load protected − the output current is limited but INH will not be automatically switched off in case a current limitation is encountered. In the normal mode, it will be always switched off in case of the second thermal shutdown.

Wake−up Inputs WU1−3

NCV7462 offers three independent contact−monitoring inputs WU1−3 which can be used either for normal−mode contact polling or for contact change detection during the standby and sleep modes. In any mode, every WUx input can be configured into one of the following modes of operation:

- Static sense: the corresponding WUx input is constantly monitored by an input comparator and a filter of typ. $64 \mu s$. In the normal mode, the result of the comparison (the input high/low state) can be polled any time through the SPI status bits. In the standby and sleep modes, a change of the WUx polarity (in any direction) is recognized as a wakeup event. The MCU can then recognize the exact WUx wakeup source by reading "WU_WUx" SPI status bits.
- Cyclic sense: the WU_x state detection is performed periodically as fostered by one of the internal timers: Timer 1 (period from 0.5 sec to 4 sec, WUx is left to settle for 800 us and the state detection is then done through a filter of typ. $16 \mu s$) or Timer 2 (period from 10 ms to 200 ms, on WUx is left to settle for 80 μ s or 800 us and the state detection is then done through a filter of typ. $16 \mu s$). The result of the periodical state detection is latched into the SPI status register and is not updated until the next period of the selected timer. A wakeup is detected in case sample of the WUx state changes in any direction.

Additionally, each WU1−3 input can be internally pre−biased by a pull−up or pull−down current source through individual control bits. If corresponding WUx wakeup is disabled, the pull−up current source is active in the normal mode only.

	WUx DIS = 0		WUx DIS=1	
Mode	WUx PUD = 0	WU x PUD = 1	WUx PUD = 0	WU x PUD = 1
Normal	pull-down	pull-up	pull-down	pull-up
Standby	pull-down	pull-up	pull-down	floating
Sleep	pull-down	pull-up	pull-down	floating

Table 34. WU1−3 PULL−DOWN / PULL−UP CONFIGURATION

In case cyclic sense is used, the WUx timer settings must be correctly chosen together with the high−side output settings. The driver physically ensuring the periodical contact supply must be set for the same timer as the contact monitor by the MCU software.

Operating Modes

NCV7462 can be configured to different operating modes in function of the application needs and the external conditions. The device resources can be enabled/disabled and the overall power consumption can be adapted to the electronic module state − ranging from full power mode down to a very low quiescent current "sleep" mode. The principal operating modes of NCV7462 are shown in Figure [12](#page-33-0).

Un−Powered and Init Modes

As long as VS remains below the VS_POR level (typ. 3.45 V), the device is held in power−up reset. All outputs except NRES are in high−impedant state, the linear regulator outputs are off.

As soon as the VS main supply exceeds the power−on reset level, the device enters an initialization sequence represented by a transient "init" mode. All SPI registers are set to their default values, "COLD_START" SPI bit is set high for subsequent diagnostics and the VR1 regulator is started. After a successful start of the VR1 regulator (i.e. VR1 exceeds the VR1_FAIL level in less than Tshort_VR1 − typ. 4 ms), NRES is still kept low until VR1 reaches its reset level. After another 2 ms (parameter T_NRES), NRES is released to high and the device enters Normal mode with timeout watchdog.

In case VR1 does not start within Tshort_VR1, it's again disabled, SPI "VR1_FAIL" bit is set and the device is forced into sleep mode. The forced sleep mode can be exited via any valid wakeup event or by VS re−connection. The initialization sequence is shown in Figure [11.](#page-27-0)

Normal Mode

In this mode the device provides full functionality, all resources are available. The voltage regulator VR1 is able to source 250 mA. MCU can enable/disable the device features via SPI as well as monitor the status of the device.

VR1 level is monitored through reset and failure comparators − see Figure [11.](#page-27-0) When the normal mode is entered, the watchdog is started in a timeout mode; a window watchdog mode is applied after the first correct watchdog service. The watchdog has to be correctly triggered; otherwise a watchdog failure is detected resulting in reset signal to the MCU. Afterwards the watchdog is re−started in the timeout mode. After eight consecutive watchdog failures, the VR1 regulator is disabled for 200 ms and then re−started again. If the watchdog service still fails seven more times, the device is forced into sleep mode – the forced sleep mode can then be exited either via a wakeup or VS re−connection.

Through SPI bits "MOD_STBY" and "MOD_SLEEP", the MCU can either keep the device in the normal mode, or request transition into one of the low−power modes − standby or sleep.

Standby Mode

Standby mode is the first low−power mode. The voltage regulator VR1 remains active while the watchdog is disabled. The standby mode is mainly intended to keep the application powered (e.g. for RAM content preservation) while the MCU is in a halt−state (software not running).

In order to make a safe transition into the standby mode, the watchdog will remain enabled even in the standby mode until the consumption from VR1 decreases below Icmp VR1 fall level (typ. 1.1 mA). When the VR1 consumption increases back above Icmp_VR1_rise level (typ. 1.7 mA), the device will perform a wakeup from the standby mode to ensure supervision of the MCU software. The current supervision of VR1 can be disabled via SPI by setting the bit "ICMP_STBY". VR1 also continues to be monitored by the reset circuit, which will generate a low NRES pulse in case the regulator output drops below the reset level.

During the standby mode, several types of wakeup events can be signaled to the MCU through INTN pin: timer1 or timer2 expiration, wakeup on CAN or LIN buses, change on WUx pin (as per the SPI settings), or SPI activity. Increased consumption from VR1 is not signaled through INTN pin. After a wakeup, the watchdog is started in timeout mode and MCU can request a mode transition afterwards.

Sleep Mode

Sleep mode is the mode with the lowest consumption. VR1 regulator and the watchdog are inactive. The device maintains minimum operation allowing reception of wake−up events generated by the pins WUx (as per SPI settings), LIN and CAN bus line or driven by timer1 or timer2. In case of a wake−up event the device switches from the sleep mode to the normal mode (through the init mode, as the VR1 must be started similarly to the VS power−up).

Forced Sleep Mode

Forced sleep mode is the mode equal to the sleep mode, but all peripherals (VR1/2, OUT_HS, OUT1−4, LS1/2) and the watchdog are inactive.

Forced sleep mode is entered after following failure conditions:

- VR1 did not reach Vfail_VR1 level (typ. 2 V) within Tshort_VR1 during startup (VS connection or wakeup from sleep mode)
- Fifteen consecutive watchdog failures occur
- The device junction temperature exceeded thermal shutdown level Tsd2 (typ. 155°C) for eight times within one minute

Flash Mode

Flash mode is identical to the normal mode with the exception of the watchdog which is disabled. Neither the standby nor sleep mode can be entered (the corresponding SPI requests will be ignored). The purpose of the flash mode is to enable transfer of bigger bulk of data between the MCU and a programming interface − typically during the module−level production. The flash mode will be entered if the voltage applied on TxDL or TxDC pin exceeds the corresponding comparison level VinH_FLASH (typ. VR1 + 3.3 V).

Figure 12. Principal Operating Modes

Wake−up Events

In the standby and sleep modes, NCV7462 can detect several types of wake−up events summarized in Table 35:

- In the sleep modes, a wakeup will cause a reset (low signal at NRES pin) and initialization of VR1 regulator. After the release of the NRES signal, the timeout watchdog will be started and the device enters the normal mode and SPI registers will be set into their default values. The following events will cause wakeup from the sleep mode:
	- ♦ Bus wakeups through CAN or LIN − can be enabled/disabled through SPI
	- ♦ Switch monitoring on WUx inputs − can be configured and enabled/disabled through SPI
	- ♦ Timer wakeup − timer1 and timer2 can be configured to cause a wakeup after a fixed time period − the selected timer is started at the moment the sleep mode is requested and causes wakeup immediately when the selected time period expires. The timer wakeup can be configured and enabled/disabled by SPI.
- From the standby mode, where VR1 remains active, a wakeup event will cause watchdog startup in timeout mode:
	- ♦ SPI wakeup (CSN low and rising edge on SCLK). Interrupt request is generated.
	- ♦ VR1 consumption wakeup (VR1 consumption exceeds the Icmp_VR1_rise level; can be disabled by SPI control). No interrupt request is generated. If

VR1 consumption falls below the Icmp_VR1_fall level within the timeout period, the watchdog is disabled again.

♦ Bus wakeups through CAN or LIN, switch monitoring on WUx and timer wakeups have the same meaning as in the sleep mode. Any of them will cause an interrupt request.

Every valid wakeup event starts the timeout watchdog, which then must be correctly triggered. If another wakeup event occurs during the initial timeout watchdog, it will be only registered into the SPI status and will not cause an interrupt or re−start of the watchdog. E.g., an increase of the VR1 consumption will start the watchdog timeout timer while the device remains in the standby mode. If, for example, a CAN wakeup is then detected, it will be latched into the SPI registers, but no new interrupt will be generated and the watchdog will keep running.

In all wakeup cases in the standby mode the device remains in the standby mode until it is changed. SPI settings for drivers and VR2 are applied after the correct watchdog service.

In case all wakeup sources are disabled while the standby or sleep mode is entered through a SPI request, LIN and CAN wakeups are automatically enabled (SPI bits "WU_LIN_DIS" and "WU_CAN_DIS" are ignored). If all the wakeup sources are disabled prior to the standby mode entry and CAN or LIN wakeup occurs in the standby mode, the watchdog is started and has to be served within typ. 1.5 ms. Otherwise, NRES pulse is generated and all the SPI registers are set into their default states.

Table 35. WAKEUP EVENTS

Watchdog

The on−chip watchdog requires that the MCU software sends specific SPI messages (watchdog "triggers" or "services") in a specified time frame. A correct watchdog trigger/service consists of a write access to SPI register CONTROL_0 with "WD_TRIG" bit inverted compared to its previous state. The watchdog timer re−starts immediately after a successful trigger is received.

A read access to the CONTROL_0 register or a write access with "WD_TRIG" bit unchanged does not trigger the watchdog. The moment of the watchdog trigger corresponds to the rising edge of the CSN signal (end of the SPI frame).

The watchdog can work in the following modes (see Figures 13 and [14\)](#page-36-0):

- Off; the watchdog is always off in the sleep and flash modes. It is also off in the standby mode, provided that the VR1 consumption stays below the Icmp limit, or when the Icmp comparator is disabled.
- Timeout: the watchdog works as a timeout timer. The MCU software must serve the watchdog any time before the time−out expiration (typ. 65 ms). Timeout watchdog is started after reset events (power−up, watchdog failure, VR1 under−voltage in normal mode, thermal shutdown 2) and by any wakeup event from both standby and sleep mode. The timeout watchdog is started regardless if the wakeup is or is not accompanied by a reset. Watchdog counter position is reflected in SPI status bits "WD_STATUS[1:0]".
- Window: the watchdog time is split to two distinct parts − a closed window, where the watchdog may not be triggered, is followed by an open window where the MCU must send a valid watchdog trigger. Window watchdog is used during the normal operating mode of the device after the initial timeout watchdog is correctly triggered. Position of the watchdog counter inside the open window is reflected in SPI status bits "WD_STATUS[1:0]".
- Failure: If the watchdog is not triggered correctly (trigger not sent during timeout or open window; or sent during the closed window), reset is generated on pin NRES and the "WD_TRIG" bit is reset to low. After the NRES release, the watchdog always starts in the timeout mode. Watchdog failures are counted and their number can be read from the SPI status registers. After eight watchdog failures in sequence, the VR1 regulator is switched off for 200 ms. In case of seven more watchdog failures, VR1 is completely turned off and the device goes into forced sleep mode until a wake−up occurs (e.g. via the LIN or CAN bus). First successful watchdog trigger resets the failure counter.

The watchdog time for window mode is selectable from four different values by SPI bits "WD_PER[1:0]". The watchdog time setting is applied only if it's contained in an SPI frame representing a correct watchdog trigger message. The setting is ignored otherwise.

Figure 13. Watchdog Modes Timing

Figure 14. Watchdog Operation

Protection

Thermal Protection

The device junction temperature is monitored in order to avoid permanent degradation or damage. Three distinct junction temperature levels are provided − thermal warning level Tjw (typ. 130°C), thermal shutdown level 1 Tjsd1 (typ. 140°C) and thermal shutdown level 2 Tjsd2 (typ. 155°C). The thermal protection circuit is always active in the normal mode. It is also active in the standby and sleep modes if any of the high−side outputs is used for cyclic switch monitoring.

When the junction temperature exceeds the warning level, the event is only latched into the SPI for subsequent diagnostics without any direct effect on the device configuration. When the first thermal shutdown level is exceeded, most of the power−consuming functions are disabled (high− and low− side drivers, VR2) while VR1 keeps running so that the MCU can still take appropriate actions. Junction temperature above the second shutdown level leads to complete device de−activation, VR1 included. VR1 is re−started after a waiting time of one second in case the junction temperature drops below the second shutdown level. If the second thermal shutdown then re−occurs eight times within 1 minute, the device is forced into the sleep mode.

The details of the thermal protection handling are shown in Figure 15 (for normal mode and standby mode with cyclic sense) and in Figure [16](#page-38-0) (for sleep mode with cyclic sense).

Figure 15. Thermal Protection in Normal and Standby Modes

Figure 16. Thermal Protection in Sleep Mode

VS Over− and Under−Voltage

In order to protect the loads connected to the high− and low− side drivers, the VS (car battery) supply is compared against two levels − under−voltage level VS_UV (typ. 5.5 V) and VS_OV (typ. 21 V). The VS monitoring circuitry is active in normal mode as well as in the standby and sleep modes when any high−side output is used for cyclic switch monitoring.

Whenever VS falls below the VS UV level or rises above VS_OV level, all high−side drivers are disabled. The under/over−voltage event is latched in the corresponding SPI status bit. If the SPI control bit "LS_OVUV" is low, the same action is taken for the low−side drivers. After the VS under/over−voltage condition disappears, it remains flagged in the SPI status. If the SPI control bit "VS LOCKOUT DIS" is low, the drivers will remain deactivated until the corresponding flag is not read and

cleared. If "VS_LOCKOUT_DIS" is high, the drivers will return to their state defined by SPI registers settings. The details of the VS monitoring are shown in Figure [17](#page-39-0).

SPI control bit "VS_LOCKOUT_DIS" is ignored by OUT3 driver in case it is controlled by FSO signal. OUT3 will return to the previous state immediately after VS under/over−voltage disappears.

Whenever VS falls below the VS_UV level, the LIN transmitter is disabled. If VS under−voltage condition disappears and SPI control bit "VS_LOCKOUT_DIS" is low, LIN transmission is blocked until SPI flag "VS_UV" is not read and cleared. If "VS_LOCKOUT_DIS" is high, LIN transmission is possible immediately when VS voltage returns above VS_UV threshold. A falling edge on TxDL pin is needed to start LIN transmission, to prevent unwanted glitches on LIN bus.

Figure 17. Under− and Over−voltage on VS Supply

Reset Signal NRES

NRES is an open−drain output with an internal pull−up resistor connected to VR1. It signals reset to the MCU as a consequence of several specific events:

- VR1 under−voltage (including VS power−up)
- Watchdog failure
- Thermal shutdown level 2
- Wakeup (in case the wakeup is accompanied by reset − see Table [35\)](#page-34-0)
- (Forced) Sleep mode

The low−level pulse on NRES pins always extends T_NRES (typ. 2 ms) beyond the reset event − e.g. a watchdog failure causes a 2 ms NRES low pulse; a VR1 under−voltage causes NRES pulse extending 2 ms beyond the under−voltage disappearance.

After NRES pulse, which was caused by VR1 under−voltage or watchdog failure, all outputs (OUT1−4, LS1/2 and VR2) are inactive. SPI registers content is preserved. Outputs follow relevant SPI register settings after the correct watchdog setting again.

LIN and CAN transmission is blocked during NRES pulse. CAN and LIN receivers are enabled if NRES pulse was caused by VR1 undervoltage, disabled otherwise. A recessive−to−dominant edge on TxDL pin after NRES pulse is required to start transmission to LIN bus.

Interrupt Signal

An interrupt request is used in the standby mode to indicate some of the wakeup events to the MCU − see section "Wake−up Events". Interrupt is signaled through RxDL pin by pulling it Low for typically $125 \mu s$. Beside the $125 \mu s$ Low pulse, RxDL remains High throughout the standby mode.

During normal mode, RxDL assumes its normal function (LIN received data).

Operational Amplifiers

Two operating amplifiers are provided for, mainly, current sensing (see Figure [3\)](#page-4-0). The operating amplifiers are on (i.e.

biased) in the normal mode. They are powered−down in all other modes.

The input voltage common mode covers the range from −0.2 V to 3 V. The rail−to−rail (VS) output voltage allows using them together with an external pass element as additional voltage regulator.

Fail−Safe (FSO) Signal

A fail−safe signal is internally generated reflecting some critical system failures and events. By default, the signal is connected to the OUT3 output and over−rules the OUT3 SPI settings – active FSO signal switches OUT3 on, inactive FSO signal switches OUT3 off. In case the SPI bit "FSO_DIS" is set, OUT3 acts as a general−purpose high−side driver identically to OUT1, 2 and 4. FSO remains then only an internal signal not visible to the application.

FSO internal signal is active in the following cases:

- During the Init phase:
	- ♦ VR1 short: FSO is active when VR1 is below its failure level (Vfail_VR1) for more than Tshort_VR1 (typ. 4 ms) during VR1 regulator startup and VS is above VS_UV threshold (typ. 5.5 V).
- In the normal and standby modes:
	- ♦ VR1 under−voltage: FSO is active when VR1 is below its reset level (VR1_RES).
	- ♦ Watchdog: FSO is immediately activated in case of failed watchdog trigger. It is deactivated only when the watchdog is correctly triggered again.
	- ♦ Thermal shutdown: FSO is active when the junction temperature is above the second shutdown threshold (Tjsd2).
- In the <u>forced sleep modes</u>: FSO is active if the forced sleep mode was entered because of a failure condition, like non−starting VR1, repeated thermal shutdown or repeated watchdog failures. If the sleep mode is entered by a correct SPI mode−transition request, FSO remains inactive.

SPI CONTROL

Serial Peripheral Interface (SPI) is the main communication channel between the application MCU and NCV7462. The structure of a SPI frame is shown in Figure 18. MCU starts the frame by sending an 8−bit header consisting of two bits of register access mode type followed by a six−bit address. During the header transmission, NCV7462 sends out eight bits of status information regardless the address. After the header, sixteen bits of data are exchanged. A correct SPI frame has either no bits (no SCLK edges during CSN low; serves to read out the global status information) or exactly twenty−four bits. If another amount of clock edges occurs during CSN low, the frame is considered incorrect and the input data are always ignored.

Depending on the access type, the transmitted/received data are treated differently:

♦ During a write access, SDO signals current content of the register while new data for the same register are received on SDI. The register is refreshed with the new data after a successful completion of the

frame (rising edge on CSN). Only the bits eligible for write access are refreshed, the input data are ignored for the others (e.g. a write access to status registers).

- ♦ For read access, the data on SDI are ignored; SDO signals data content of the register addressed by the header. After the frame completion, the register content remains unchanged regardless the type of the individual bits.
- ♦ For read and clear access, a normal register read is performed. When the frame is completed (CSN rising edge), the register bits eligible for read/clear access are reset to 0.
- ♦ Device ROM access switches the address space to sixteen−bit constant data memorized in the NCV7462 (indicating the device version, SPI frame format and other information). Input data are ignored.

Figure 18. SPI Frame

SPI Frame Format

Inframe:

Outframe:

SPI Registers Overview

In the below register overview, each bit is marked with the available SPI access. Every bit can be read. Those marked "RW" can be additionally written to; bits marked "R/RC" can be additionally read and cleared.

SPI REGISTERS OVERVIEW

SPI REGISTERS OVERVIEW

SPI REGISTERS OVERVIEW

SPI REGISTERS DETAILS

CONTROL_4

PWM_HS

PWM_OUT1/2

PWM_OUT3/4

PWM_LS

STATUS_0

STATUS_1

STATUS_2

DEVICE ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.

- 3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN
- EXCESS OF THE b DIMENSION AT MMC. 4. DIMENSION b SHALL BE MEASURED BE-TWEEN 0.10 AND 0.25 FROM THE TIP.

5. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. DIMENSIONS D AND E1 SHALL BE DETERMINED AT DATUM H.

6. THIS CHAMFER FEATURE IS OPTIONAL. IF IT IS NOT PRESENT, A PIN ONE IDENTIFIER MUST BE LOACATED WITHIN THE INDIC-

MILLIMETERS

D 10.30 BSC $10.30 E$

h 0.25 0.75

A 2.65

0.90

| o |

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
SCILLC owns the rights to a number of patents, tra at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation
or guarantee regarding the suitability of its specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets
and/or specification can and do var or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or
unauthorized application, Buyer shall indemnify a expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303−675−2175 or 800−344−3860 Toll Free USA/Canada **Fax**: 303−675−2176 or 800−344−3867 Toll Free USA/Canada **Email**: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada **Europe, Middle East and Africa Technical Support:**

Phone: 421 33 790 2910 **Japan Customer Focus Center** Phone: 81−3−5817−1050

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative