
SCBS179E - JUNE 1992 - REVISED MAY 1997

- **Members of the Texas Instruments** Widebus+™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- **UBE** ™ (Universal Bus Exchanger) **Combines D-Type Latches and D-Type** Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

- **High-Impedance State During Power Up** and Power Down
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OL})
- Bus Hold on Data Inputs Eliminates the **Need for External Pullup/Pulldown** Resistors
- Package Options Include 80-Pin Plastic Thin Quad Flat (PN) Package With 12 × 12-mm Body Using 0.5-mm Lead Pitch and 84-Pin Ceramic Quad Flat (HT) Package

'ABTH32316 . . . PN PACKAGE (TOP VIEW)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC-IIB, and UBE are trademarks of Texas Instruments Incorporated.





NC - No internal connection

description

The 'ABTH32316 consist of three 16-bit registered input/output (I/O) ports. These registers combine D-type latches and flip-flops to allow data flow in transparent, latch, and clock modes. Data from one input port can be exchanged to one or more of the other ports. Because of the universal storage element, multiple combinations of real-time and stored data can be exchanged among the three ports.

Data flow in each direction is controlled by the output-enable (\overline{OEA} , \overline{OEB} , and \overline{OEC}), select-control (SELA, SELB, and SELC), latch-enable (LEA, LEB, and LEC), and clock (CLKA, CLKB, and CLKC) inputs. The A data register operates in the transparent mode when LEA is high. When LEA is low, data is latched if CLKA is held at a high or low logic level. If LEA and clock-enable A (\overline{CLKENA}) are low, data is stored on the low-to-high transition of CLKA. Output data selection is accomplished by the select-control pins. All three ports have active-low output enables, so when the output-enable input is low, the outputs are active; when the output-enable input is high, the outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



SCBS179E - JUNE 1992 - REVISED MAY 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ABTH32316 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABTH32316 is characterized for operation from –40°C to 85°C.

Function Tables

STORAGE[†]

	OUTDUT			
CLKENA	CLKA	LEA	Α	OUTPUT
Н	Х	L	Χ	Q ₀ ‡
L	\uparrow	L	L	L
L	\uparrow	L	Н	н
Х	Н	L	Χ	Q ₀ ‡
Х	L	L	Χ	Q ₀ ‡ Q ₀ ‡
Х	X	Н	L	L
Х	X	Н	Н	Н

[†]A-port register shown. B and C ports are similar but use CLKENB, CLKENC, CLKB, CLKC, LEB, and LEC.

A-PORT OUTPUT

INP	UTS	OUTPUT A
OEA	SELA	OUTPUT A
Н	Х	Z
L	Н	Output of C register
L	L	Output of B register

B-PORT OUTPUT

INP	UTS	OUTPUT D
OEB	SELB	OUTPUT B
Н	Χ	Z
L	Н	Output of A register
L	L	Output of C register


C-PORT OUTPUT

INP	UTS	OUTPUT O
OEC	SELC	OUTPUT C
Н	Х	Z
L	Н	Output of B register
L	L	Output of A register



[‡]Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



Pin numbers shown are for the PN package.



SCBS179E - JUNE 1992 - REVISED MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, IO: SN54ABTH32316	96 mA
SN74ABTH32316	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): PN package	62°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

			SN54ABTI	H32316	SN74ABTI	H32316	UNIT
			MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
VI	Input voltage			Vcc	0	Vcc	V
IOH	High-level output current			-24		-32	mA
loL	Low-level output current			48		64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
TA	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused control pins must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SN54ABTH32316, SN74ABTH32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS179E - JUNE 1992 - REVISED MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TECT COME	TEST CONDITIONS		4ABTH3	2316	SN74	ABTH32	2316	UNIT	
"	ARAMETER	TEST CONDITIONS			TYP [†]	MAX	MIN	TYP [†]	MAX	UNII	
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2			-1.2	V	
		V _{CC} = 4.5 V,	$I_{OH} = -3 \text{ mA}$	2.5			2.5			V	
\/~		V _{CC} = 5 V,	$I_{OH} = -3 \text{ mA}$	3			3				
VOH		V _{CC} = 4.5 V	$I_{OH} = -24 \text{ mA}$	2						V	
		VCC = 4.5 V	$I_{OH} = -32 \text{ mA}$				2				
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55				V	
VOL		VCC = 4.5 V	$I_{OL} = 64 \text{ mA}$						0.55	V	
V _{hys}					100			100		mV	
1.	Control inputs	$V_{CC} = 0 \text{ to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
1	A, B, or C ports	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V},$	$V_I = V_{CC}$ or GND			±100			±20	μΑ	
lan an	A. D. or C. norto	Vaa AEV	V _I = 0.8 V	100			100				
l(hold)	A, B, or C ports	V _{CC} = 4.5 V	V _I = 2 V	-100			-100			μΑ	
lozpu [‡]	‡	$V_{CC} = 0$ to 2.1 V, $V_{O} = 0.5$	5 V to 2.7 V, OE = X			±50			±50	μΑ	
lozpd ²	‡	$V_{CC} = 2.1 \text{ V to } 0, V_{O} = 0.5$	5 V to 2.7 V, OE = X			±50			±50	μΑ	
l _{off}		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100			±100	μΑ	
ICEX		$V_{CC} = 5.5 \text{ V}, V_{O} = 5.5 \text{ V}$	Outputs high			50			50	μΑ	
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-100	-180	mA	
		V _{CC} = 5.5 V,	Outputs high			2			2		
ICC		$I_{O} = 0$,	Outputs low			40			40	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled			1			1		
ΔICC¶		V _{CC} = 5.5 V, One input at 3.4 V, Other inputs at V _{CC} or GND				1			0.5	mA	
Ci	Control inputs	V _I = 2.5 V or 0.5 V	V _I = 2.5 V or 0.5 V		3			3		pF	
C _{io}	A, B, or C ports	V _O = 2.5 V or 0.5 V			11.5			11.5		pF	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

			SN54ABTI	132316	SN74ABTI	H32316	UNIT
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	150	0	150	MHz
	Pulse duration	LE high	3.3		3.3		20
t _W	CLK high or low		3.3		3.3		ns
		A, B, or C before CLK↑	2.6		2.4		
t _{su}	Setup time	A or B before LE↓	2.5		2.1		ns
		CLKEN before CLK↑	3.5		3.2		
		A, B, or C after CLK↑	1.8		1.4		
th	Hold time	A or B after LE↓	2.4		2.1		ns
		CLKEN after CLK↑	1.5		1.1		



[‡]This parameter is specified by characterization.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

 $[\]P$ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SN54ABTH32316, SN74ABTH32316 16-BIT TRI-PORT UNIVERSAL BUS EXCHANGERS

SCBS179E - JUNE 1992 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ABTI	SN54ABTH32316		SN74ABTH32316	
FARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	UNIT
f _{max}			150		150		MHz
^t PLH	A, B, or C	C, B, or A	0.8	6.5	1.4	6.1	ns
^t PHL	A, b, or C	C, B, 01 A	0.5	6.8	1.1	6.6	115
^t PLH	SEL	A, B, or C	0.8	6.7	1.4	6.5	ns
^t PHL	JEL		0.8	6.8	1.8	6.5	115
^t PLH	LE	A D C	1.5	8	2.6	7.5	ns
^t PHL		A, B, or C	1.5	7.4	2.6	6.9	115
^t PLH	CLK	A, B, or C	1.5	8	2.5	7.5	ns
^t PHL	CLK	A, B, OI C	1.5	7.2	2.5	6.7	115
^t PZH	OE	A, B, or C	0.8	6.7	1.5	6.4	no
t _{PZL}		A, B, 01 C	1.5	7.1	2.4	6.8	ns
^t PHZ	 OE	A, B, or C	0.8	7.2	1.5	6	ns
^t PLZ		A, B, 01 C	0.8	6.4	1.9	6.1	115

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{Q} = 50 Ω , t_{f} \leq 2.5 ns, t_{f} \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PACKAGE OPTION ADDENDUM

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9680801QXA	ACTIVE	CFP	HT	84	1	TBD	POST-PLATE	N / A for Pkg Type
SN74ABTH32316PN	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ABTH32316PNG4	ACTIVE	LQFP	PN	80	119	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SNJ54ABTH32316HT	ACTIVE	CFP	HT	84	1	TBD	POST-PLATE	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

HT (S-CQFP-F84)

CERAMIC QUAD FLATPACK




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MO-090 AA



PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated