SCES027E - JULY 1995 - REVISED MAY 2000

● Member of the Texas Instruments <i>Widebus™</i> Family	DGG OR DL PACKAGE (TOP VIEW)
 UBT[™] (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode 	OEAB 1 56 CLKENAB LEAB 2 55 CLKAB A1 3 54 B1
 EPIC ™ (Enhanced-Performance Implanted CMOS) Submicron Process 	GND
 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) 	V _{CC} [7 50] V _{CC} A4 [8 49] B4 A5 [9 48] B5
 Latch-Up Performance Exceeds 250 mA Per JESD 17 	A6 0 10 47 B6 GND 0 11 46 GND
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	A7 [] 12 45 [] B7 A8 [] 13 44 [] B8 A9 [] 14 43 [] B9
 Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages 	A10 [15 42] B10 A11 [16 41] B11 A12 [17 40] B12 GND [18 39] GND
description	A13 🛛 19 🛛 38 🗍 B13
This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V _{CC} operation.	A14 [] 20 37 [] B14 A15 [] 21 36 [] B15 V _{CC} [] 22 35 [] V _{CC}
The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.	A16 [23 34] B16 A17 [24 33] B17 GND [25 32] GND
Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and	A18 26 31 B18 OEBA 27 30 CLKBA LEBA 28 29 CLKENBA

CLKBA) inputs. The clock can be controlled by the

clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable OEAB is active low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2000, Texas Instruments Incorporated

FUNCTION TABLE[†]


	INPUTS								
CLKENAB	OEAB	LEAB	CLKAB	Α	В				
Х	Н	Х	Х	Х	Z				
Х	L	Н	Х	L	L				
Х	L	Н	Х	Н	н				
н	L	L	Х	Х	в ₀ ‡				
н	L	L	Х	Х	в ₀ ‡ в ₀ ‡				
L	L	L	\uparrow	L	L				
L	L	L	\uparrow	Н	н				
L	L	L	Н	Х	в ₀ ‡				
L	L	L	L	Х	в ₀ ‡ в ₀ §				

[†]A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§Output level before the indicated steady-state input conditions were established





logic diagram (positive logic)

To 17 Other Channels



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC} Input voltage range, V_I : Except I/O ports (see Note 1) I/O ports (see Notes 1 and 2) Output voltage range, V_O (see Notes 1 and 2) Input clamp current, I_{IK} ($V_I < 0$) Output clamp current, I_{OK} ($V_O < 0$) Continuous output current, I_O Continuous current through each V_{CC} or GND Package thermal impedance, θ_{JA} (see Note 3): DGG package DL package	$\begin{array}{c} -0.5 \ \text{V to } 4.6 \ \text{V} \\ -0.5 \ \text{V to } V_{\text{CC}} + 0.5 \ \text{V} \\ -0.5 \ \text{V to } V_{\text{CC}} + 0.5 \ \text{V} \\ -50 \ \text{mA} \\ -50 \ \text{mA} \\ \pm 50 \ \text{mA} \\ \pm 100 \ \text{mA} \\ -64^{\circ}\text{C/W} \\ 56^{\circ}\text{C/W} \end{array}$
DL package Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT	
VCC	Supply voltage		1.65	3.6	V	
		V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
V_{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V	
		$V_{CC} = 2.7 V \text{ to } 3.6 V$		0.8		
VI	Input voltage		0	VCC	V	
VO	Output voltage		0	VCC	V	
		V _{CC} = 1.65 V		-4		
1	LPark lassed as devides of a summark	$V_{CC} = 2.3 V$		-12	mA	
ЮН	High-level output current	$V_{CC} = 2.7 V$		-12		
		$V_{CC} = 3 V$		-24		
		V _{CC} = 1.65 V		4		
1		V _{CC} = 2.3 V	12			
IOL	Low-level output current	$V_{CC} = 2.7 V$		12	mA	
		V _{CC} = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	·		10	ns/V	
Т _А	Operating free-air temperature		-40	85	°C	

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES027E - JULY 1995 - REVISED MAY 2000

PAF	RAMETER	TEST CO	ONDITIONS	Vcc	MIN	түр†	MAX	UNIT	
		I _{OH} = -100 μA		1.65 V to 3.6 V	V _{CC} -0.2	2			
VOH		I _{OH} = -4 mA	1.65 V	1.2					
		I _{OH} = –6 mA	2.3 V	2					
			2.3 V	1.7			V		
	I _{OH} = -12 mA		2.7 V	2.2					
			3 V	2.4					
	I _{OH} = -24 mA		3 V	2					
	I _{OL} = 100 μA		1.65 V to 3.6 V			0.2			
		I _{OL} = 4 mA		1.65 V			0.45		
Ve		I _{OL} = 6 mA	2.3 V			0.4	v		
VOL		lo 12 mA	2.3 V			0.7			
	I _{OL} = 12 mA	2.7 V			0.4				
		I _{OL} = 24 mA	3 V			0.55			
lj –		$V_I = V_{CC}$ or GND		3.6 V			±5	μΑ	
		V _I = 0.58 V	1.65 V	25					
		V _I = 1.07 V		1.65 V	-25				
		V _I = 0.7 V	2.3 V	45					
ll(hold)		V _I = 1.7 V		2.3 V	-45			μA	
		V _I = 0.8 V		3 V	75				
		V _I = 2 V		3 V	-75				
		V _I = 0 to 3.6 V [‡]	3.6 V			±500			
Ioz§		$V_{O} = V_{CC}$ or GND		3.6 V			±10	μA	
ICC		$V_I = V_{CC}$ or GND,	IO = 0	3.6 V			40	μA	
∆lcc		One input at V _{CC} – 0.6 V,	Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
Ci	Control inputs	$V_{I} = V_{CC}$ or GND		3.3 V		4		pF	
Cio	A or B ports	$V_{O} = V_{CC}$ or GND		3.3 V		8		рF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another. $\$ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SCES027E - JULY 1995 - REVISED MAY 2000

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

				V _{CC} =	1.8 V	V _{CC} = ± 0.		V _{CC} =	2.7 V	۲ <mark>0.5 v_{cc} =</mark>		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
fclock	Clock frequen	су			†		150		150		150	MHz
+	Pulse	Pulse LE high		†		3.3		3.3		3.3		20
tw	duration CLK high or low	CLK high or low		†		3.3		3.3		3.3		ns
		Data before CLK↑		†		2.3		2.4		2.1	2.1	
	Setup time Data before LE \downarrow		CLK high	†		2		1.6		1.6		
t _{su}		CLK low	†		1.3		1.2		1.1		ns	
		CLKEN before CLK↑		†		2		2		1.7		
		Data after CLK↑		†		0.7		0.7		0.8		
	Hold time Data after LE↓	CLK high	†		1.3		1.6		1.4			
th		CLK low	†		1.7		2		1.7		ns	
		CLKEN after CLK↑	-	+		0.3		0.5		0.6		

[†] This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 through 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =	1.8 V	V _{CC} = ± 0.		V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
		(001101)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
fmax			†		150		150		150		MHz
	A or B	B or A		†	1	4		4.6		4.1	
^t pd	LEAB or LEBA	A or B		†	1	4.6		5.3		4.7	ns
	CLKAB or CLKBA	AOrB		†	1.2	5.2		5.8		5	
t _{en}	OEAB or OEBA	A or B		†	1.1	5.3		6.1		5.2	ns
^t dis	OEAB or OEBA	A or B		†	1.4	4.9		4.8		4.4	ns


[†] This information was not available at the time of publication.

operating characteristics, T_A = 25°C

PARAMETER		PARAMETER TEST CONDITIONS			V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
	FARAINETER		TEST CONDITIONS	TYP	TYP	TYP	UNIT
<u> </u>	Power dissipation	Outputs enabled	C _I = 50 pF. f = 10 MHz	†	41	52	рF
C _{pd}	capacitance	Outputs disabled	C _L = 50 pF, f = 10 MHz	†	6	6	hL

[†] This information was not available at the time of publication.






- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tPZL and tPZH are the same as ten.
 - G. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



SCES027E - JULY 1995 - REVISED MAY 2000




- NOTES: A. CI includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_Q = 50 Ω , t_f \leq 2 ns, t_f \leq 2 ns.

 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpi H and tpHi are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. tpzL and tpzH are the same as ten.
- G. tPLH and tPHL are the same as tpd.

Figure 3. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated