ead-free Green

## Description

The AP2501A and AP2511A are single channel, current-limited, integrated, high-side power switches optimized for Universal Serial Bus (USB) and other hot-swap applications. This family of devices complies with USB standards and is available with both polarities of Enable input.

The devices have fast short-circuit response time for improved overall system robustness, and have integrated output discharge function to ensure completely controlled discharging of the output voltage capacitor. They provide a complete protection solution for applications subject to heavy capacitive loads and the prospect of short circuit, and offer reverse current blocking, over-current, over-temperature and short-circuit protection, and controlled rise time and undervoltage lockout functionality. A 7 ms deglitch capability on the opendrain Flag output prevents false over-current reporting and does not require any external components.

All devices are available in SO-8, MSOP-8, MSOP-8EP, U-DFN30308 and U-DFN2020-6 packages.

## Features

- Single Channel Current-Limited Power Switch
- Output Discharge Function
- Fast Short-Circuit Response Time: $2 \mu \mathrm{~s}$
- 2.5A Accurate Current Limiting
- Reverse Current Blocking
- $70 \mathrm{~m} \Omega$ on-Resistance
- Input Voltage Range: 2.7V-5.5V
- Built-in Soft-Start with 0.6 ms Typical Rise Time
- Over-Current and Thermal Protection
- Fault Report (FLG) with Blanking Time (7ms typ)
- ESD Protection: 2kV HBM, 200V MM
- Ambient Temperature Range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- SO-8, MSOP-8, MSOP-8EP, U-DFN3030-8 and U-DFN2020-6: Available in "Green" Molding Compound (No Br, Sb)
- Totally Lead-free \& Fully RoHS Compliant (Notes 1 \& 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- UL Recognized, File Number E322375
- IEC60950-1 CB Scheme Certified


## Pin Assignments



## Applications

- LCD TVs \& Monitors
- Set-Top Boxes, Residential Gateways
- Laptops, Desktops, Servers, E-Readers, Printers, Docking Stations, HUBs

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) \& 2011/65/EU (RoHS 2) compliant.
2. See http://www.diodes.com/quality/lead_free.html for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
3. Halogen- and Antimony-free "Green" products are defined as those which contain $<900 \mathrm{ppm}$ bromine, $<900 \mathrm{ppm}$ chlorine ( $<1500 \mathrm{ppm}$ total $\mathrm{Br}+\mathrm{Cl}$ ) and <1000ppm antimony compounds.

## Typical Applications Circuit



Available Options

| Part Number | Channel | Enable Pin (EN) | Recommended Maximum <br> Continuous Load Current (A) | Typical Current <br> Limit (A) | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AP2501A | 1 | Active Low |  |  | SO-8 <br> ASOP-8 |
| AP2511A | 1 | Active High |  | $2 A$ | MSOP-8EP |

## Pin Descriptions

| Pin <br> Name | Pin Number |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
|  | SO-8, <br> MSOP-8 | MSOP-8EP, <br> U-DFN3030-8 | U-DFN2020-6 |  |
| GND | 1 | 1 | 2 | Ground |
| IN | 2,3 | 2,3 | 1 | Voltage Input Pin <br> Connect a $0.1 \mu \mathrm{~F}$ or larger ceramic capacitor from IN to GND as close as possible. (all <br> IN pins must be tied together externally) |
| EN | 4 | 4 | 3 | Enable input, active low (AP2501A) or active high (AP2511A) |
| FLG | 5 | 5 | 4 | Over-temperature and over-current fault reporting with 7ms deglitch; active low open- <br> drain output. FLG is disabled for 7ms after turn-on. |
| OUT | 6,7 | 6,7 | 5 | Voltage Output Pin All OUT pins must be tied together externally. |
| NC | 8 | 8 | 6 | NC: No Internal Connection; recommend tie to OUT pins |
| Exposed <br> Pad | - | Exposed <br> Pad | Exposed <br> Pad | Exposed Pad <br> It should be externally connected to GND and thermal mass for enhanced thermal <br> impedance. It should not be used as electrical ground conduction path. |

AP2501A/AP2511A

## Functional Block Diagram



Absolute Maximum Ratings $\left(@ T_{A}=+25^{\circ} \mathrm{C}\right.$, unless otherwise specified.)

| Symbol | Parameter | Ratings | Unit |
| :---: | :--- | :---: | :---: |
| ESD HBM | Human Body Model ESD Protection | 2 | kV |
| ESD MM | Machine Model ESD Protection | 200 | V |
| $\mathrm{~V}_{\text {IN }}$ | Input Voltage (Note 4) | -0.3 to 6.5 | V |
| $\mathrm{~V}_{\text {OUT }}$ | Output Voltage (Note 4) | -0.3 to $\left(\mathrm{V}_{\text {IN }}+0.3\right)$ or 6.5 | V |
| $\mathrm{~V}_{\text {EN }}, \mathrm{V}_{\text {FLG }}$ | Enable Voltage (Note 4) | -0.3 to $\left(\mathrm{V}_{\text {IN }}+0.3\right)$ or 6.5 | V |
| I LOAD | Maximum Continuous Load Current | Internal Limited | A |
| $\mathrm{T}_{\text {J(MAX })}$ | Maximum Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {ST }}$ | Storage Temperature Range (Note 5) | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Notes: $\quad$ 4. All voltages referred to GND pin. Maximums are the lower of $\left(\mathrm{V}_{\mathrm{IN}}+0.3\right)$ and 6.5 V .
5. UL Recognized Rating from $-30^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (Diodes qualified Tst from $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ ).

Caution: Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.
Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

Recommended Operating Conditions $\left(@ T_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise specified.)

| Symbol | Parameter | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage | 2.7 | 5.5 | V |
| lout Output Current | 0 | 2 | A |  |
| $\mathrm{~V}_{\text {IL }}$ | EN Input Logic Low Voltage | 0 | V |  |
| $\mathrm{~V}_{\text {IH }}$ | EN Input Logic High Voltage | 2 | 0.8 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature | -40 | $\mathrm{~V}_{\text {IN }}$ | +85 |

AP2501A/AP2511A

Electrical Characteristics ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathbb{I N}}=+5 \mathrm{~V}, \mathrm{C}_{\mathrm{IN}}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}$, unless otherwise specified.)

| Symbol | Parameter | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VuvLo | Input UVLO | $V_{\text {IN }}$ rising |  | 1.6 | 2.0 | 2.4 | V |
| $\Delta \mathrm{V}_{\text {UVLO }}$ | Input UVLO Hysteresis | $\mathrm{V}_{\text {IN }}$ decreasing |  | - | 50 | - | mV |
| ISHDN | Input Shutdown Current | Disabled, OUT = open |  | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Q}}$ | Input Quiescent Current | Enabled, OUT = open |  | - | 60 | 100 | $\mu \mathrm{A}$ |
| $l_{\text {LEAK }}$ | Input Leakage Current | Disabled, OUT grounded |  | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {REV }}$ | Reverse Leakage Current | Disabled, $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}$, $\mathrm{I}_{\text {REV }}$ at $\mathrm{V}_{\text {IN }}$ |  | - | 0.01 | 1 | $\mu \mathrm{A}$ |
| R ${ }_{\text {DS(ON) }}$ | Switch On-Resistance | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=2.0 \mathrm{~A}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 70 | 84 | $\mathrm{m} \Omega$ |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | - | - | 105 |  |
|  |  | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}, \mathrm{l}$ IOUT $=2.0 \mathrm{~A}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 90 | 108 |  |
|  |  |  | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | - | - | 135 |  |
| limit | Over-Load Current Limit (Note 6) | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=4.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ | 2.05 | 2.50 | 2.85 | A |
| $\mathrm{I}_{\text {Trig }}$ | Current Limiting Trigger Threshold | Output current slew rate (<100A/s) |  | - | 2.5 | - | A |
| ISHORT | Short-Circuit Current Limit | Enabled into short circuit |  | - | 2.75 | - | A |
| TSHORT | Short-Circuit Response Time | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ to $\mathrm{I}_{\text {OUT }}=\mathrm{I}_{\text {LIMIT }}$ (OUT shorted to ground) |  | - | 2 | - | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\text {IL }}$ | EN Input Logic Low Voltage | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V |  | - | - | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | EN Input Logic High Voltage | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ to 5.5 V |  | 2 | - | - | V |
| ILEAK-EN | EN Input Leakage | $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}, \mathrm{~V}_{\text {EN }}=0 \mathrm{~V}$ and 5.5 V |  | - | 0.01 | 1 | $\mu \mathrm{A}$ |
| ILEAK-O | Output Leakage Current | Disabled, $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |  | - | 0.5 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{T}_{\mathrm{D}(\mathrm{ON})}$ | Output Turn-On Delay Time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=5 \Omega$ |  | - | 0.1 | - | ms |
| $\mathrm{T}_{\mathrm{R}}$ | Output Turn-On Rise Time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=5 \Omega$ |  | - | 0.6 | 1.5 | ms |
| $\mathrm{T}_{\mathrm{D} \text { (OFF) }}$ | Output Turn-Off Delay Time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=5 \Omega$ |  | - | 0.1 | - | ms |
| $\mathrm{T}_{\mathrm{F}}$ | Output Turn-Off Fall Time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{R}_{\text {LOAD }}=5 \Omega$ |  | - | 0.05 | 0.1 | ms |
| $\mathrm{R}_{\text {FLG }}$ | FLG Output FET on-Resistance | $\mathrm{IFLG}^{\text {a }}$, 10 mA |  | - | 25 | 40 | $\Omega$ |
| IFOH | FLG Off Current | $\mathrm{V}_{\mathrm{FLG}}=5 \mathrm{~V}$ |  | - | 0.01 | 1 | $\mu \mathrm{A}$ |
| T ${ }_{\text {Blank }}$ | FLG Blanking Time | Assertion or deassertion due to overcurrent and overtemperature condition |  | 4 | 7 | 15 | ms |
| T DIS | Discharge Time | $\mathrm{C}_{\mathrm{L}}=1 \mu \mathrm{~F}, \mathrm{~V}_{\text {IN }}=5 \mathrm{~V}$, disabled to $\mathrm{V}_{\text {OUT }}<0.5 \mathrm{~V}$ |  | - | 0.6 | - | ms |
| $\mathrm{R}_{\text {DIS }}$ | Discharge Resistance (Note 7) | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$, disabled, $\mathrm{l}_{\text {OUT }}=1 \mathrm{~mA}$ |  | - | 105 | - | $\Omega$ |
| TSHDN | Thermal Shutdown Threshold | Enabled |  | - | +140 | - | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{HYS}}$ | Thermal Shutdown Hysteresis | - |  | - | +20 | - | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance Junction-toAmbient | SO-8 (Note 8) |  | - | 96 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | MSOP-8 (Note 8) |  | - | 130 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | MSOP-8-EP (Note 9) |  | - | 92 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | U-DFN3030-8 (Note 9) |  | - | 84 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | U-DFN2020-6 (Note 10) |  | - | 90 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Notes: 6. Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
7. The discharge function is active when the device is disabled (when enable is de-asserted or during power-up power-down when $V_{\text {IN }}<\mathrm{V}_{\text {UVLO }}$ ) The discharge function offers a resistive discharge path for the external storage capacitor for limited time.
8. Device mounted on 2" x 2" FR-4 substrate PCB, 20 copper, with minimum recommended pad layout.
9. Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.
10. Device mounted on 1 " $\times 1^{\prime \prime}$ FR-4 substrate PCB, 2 oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground.

## Typical Performance Characteristics



Figure 1. Voltage Waveforms: AP2501A (left), AP2511A (right)

All Enable Plots are for Enable Active Low


Turn-On Delay and Rise Time



Turn-Off Delay and Fall Time


## Typical Performance Characteristics (continued)



## Typical Performance Characteristics (cont.)



## Short-Circuit with Blanking Time and




## Typical Performance Characteristics (cont.)






AP2501A/AP2511A

## Typical Performance Characteristics (cont.)



N C O R P O A T E D

## Application Information

## Power Supply Considerations

A $0.1 \mu \mathrm{~F}$ to $2.2 \mu \mathrm{~F}$ X7R or X5R ceramic bypass capacitor placed between IN and GND, close to the device, is recommended. When an external power supply is used, or an additional ferrite bead is added to the input, high inrush current may cause voltage spikes higher than the device maximum input rating during short circuit condition. In this case, a $2.2 \mu \mathrm{~F}$ or larger capacitor is recommended. Placing a high-value electrolytic capacitor on the input and output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input. Additionally, bypassing the output with a $0.1 \mu \mathrm{~F}$ to $1.0 \mu \mathrm{~F}$ ceramic capacitor improves the immunity of the device to short circuit transients.

## Overcurrent and Short Circuit Protection

An internal sensing FET is employed to check for overcurrent conditions. Unlike current-sense resistors, sense FETs do not increase the series resistance of the current path. When an overcurrent condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. Complete shutdown occurs only if the fault stays long enough to activate thermal limiting.

Three possible overload conditions can occur. In the first condition, the output has been shorted to GND before the device is enabled or before Vin has been applied. The AP2501A/AP2511A senses the short circuit and immediately clamps output current to a certain safe level, namely limit.
In the second condition, an output short or an overload occurs while the device is enabled. At the instance the overload occurs, higher inrush current may flow for a very short period of time before the current limit function can react. The input capacitor(s) rapidly discharge through the device, activating current limit circuitry. Protection is achieved by momentarily opening the P-MOS high-side power switch and then gradually turning it on. After the current limit function has tripped (reached the overcurrent trip threshold), the device switches into current limiting mode and the current is clamped at llimit.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold (ITRIG) is reached or until the thermal limit of the device is exceeded. The AP2501A/AP2511A is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its current limiting mode and is set at llimit.

## FLG Response

When an overcurrent or over-temperature shutdown condition is encountered, the FLG open-drain output goes active low after a nominal 7 ms deglitch timeout. The FLG output remains low until both overcurrent and over-temperature conditions are removed. Connecting a heavy capacitive load to the output of the device can cause a momentary overcurrent condition, which does not trigger the FLG due to the 7 ms deglitch timeout. The AP2501A/AP2511A is designed to eliminate false overcurrent reporting without the need of external components to remove unwanted pulses.

## Power Dissipation and Junction Temperature

The low on-resistance of the internal MOSFET allows the small surface-mount packages to pass large current. Using the maximum operating ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$ and $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$, the power dissipation can be calculated by:

$$
\mathrm{P}_{\mathrm{D}}=\mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{I}^{2}
$$

Finally, calculate the junction temperature:

$$
T_{J}=P D \times R_{\theta J A}+T_{A}
$$

Where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature ${ }^{\circ} \mathrm{C}$
$\mathrm{R}_{\text {ӨJA }}=$ Thermal Resistance
$\mathrm{P}_{\mathrm{D}}=$ Total Power Dissipation

## Thermal Protection

Thermal protection prevents the IC from damage when heavy-overload or short-circuit faults are present for extended periods of time. The AP2501A/AP2511A implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. Once the die temperature rises to approximately $+140^{\circ} \mathrm{C}$ due to excessive power dissipation in an overcurrent or short-circuit condition the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, allowing the device to cool down approximately $+20^{\circ} \mathrm{C}$ before the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed. The FLG open-drain output is asserted when an over-temperature shutdown or overcurrent occurs with 7 ms deglitch.

## Undervoltage Lockout (UVLO)

Undervoltage Lockout (UVLO) function keeps the internal power switch from being turned on until the power supply has reached at least 2V, even if the switch is enabled. Whenever the input voltage falls below approximately 2 V , the power switch is quickly turned off. This facilitates the design of hot-insertion systems where it is not possible to turn off the power switch before input power is removed.

## Application Information (continued)

## Discharge Function

The discharge function of the device is active when enable is disabled or de-asserted. The discharge function with the N-MOS power switch implementation is activated and offers a resistive discharge path for the external storage capacitor. This is designed for discharging any residue of the output voltage when either no external output resistance or load resistance is present at the output.

## Dual-Purpose Port Applications

AP2501A/AP2511A is suitable for use in dual-purpose port applications in which a single port is used for data communication between the host and peripheral devices, while simultaneously maintaining a charge to the battery of the peripheral device. An example of this is a shared HDMI/MHL (Mobile High-Definition Link) port that allows streaming video between an HDTV or set-top box and a smartphone or tablet while maintaining a charge to the smartphone or tablet battery. In such dual-purpose port applications, it is important to insure viN of the AP2501A/AP2511A is ramped to its operating voltage prior to enabling the output. Since the AP2501A/AP2511A includes an embedded discharge feature that discharges the output load of the device when the device is disabled, the batteries of the connected peripheral device will be subject to continual discharge whenever the AP2501A/AP2511A is disabled. An overstress condition to the device's discharge MOS transistor may result.

## Ordering Information



| Part Number | Package <br> Code | Packaging | 7"/13" Tape and Reel |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Part Number Suffix |  |
| AP25X1AS-13 | S | SO-8 | $2,500 /$ Tape \& Reel | -13 |
| AP25X1AM8-13 | M8 | MSOP-8 | $2,500 /$ Tape \& Reel | -13 |
| AP25X1AMP-13 | MP | MSOP-8EP | $2,500 /$ Tape \& Reel | -13 |
| AP25X1AFGE-7 | FGE | U-DFN3030-8 Type E | $3,000 /$ Tape \& Reel | -7 |
| AP25X1ASN-7 | SN | U-DFN2020-6 | $3,000 /$ Tape \& Reel | -7 |

## Marking Information

(1) $\mathrm{SO}-8$
( Top view )


YY: Year : 08, 09,10~
WW : Week : 01~52; 52 represents 52 and 53 week $X$ : Internal Code

## I N C O R P O R A T E D

## (continued)

(2) MSOP-8

$\underline{Y}:$ Year : 0~9
$\underline{W}:$ Week $: A \sim Z: 1 \sim 26$ week;
$\mathrm{a} \sim z: 27 \sim 52$ week; z represents
52 and 53 week
$\underline{X}:$ Internal Code
(3) MSOP-8EP

(3) U-DFN3030-8 Type E

## ( Top View )



XX : Identification Code
$\underline{\underline{Y}}$ : Year: 0~9
列: Week: A~Z : 1~26 week; a~z:27~52 week; z represents 52 and 53 week
X : A~Z:Green

| Part Number | Package | Identification Code |
| :---: | :---: | :---: |
| AP2501AFGE-7 | U-DFN3030-8 | $3 W$ |
| AP2511AFGE-7 | U-DFN3030-8 | $3 X$ |

(5) U-DFN2020-6
(Top View)
 X : A~Z : Internal Code

| Part Number | Package | Identification Code |
| :---: | :---: | :---: |
| AP2501ASN-7 | U-DFN2020-6 | $3 Y$ |
| AP2511ASN-7 | U-DFN2020-6 | $3 Z$ |

## Package Outline Dimensions (All dimensions in mm.)

Please see AP02002 at http://www.diodes.com/datasheets/ap02002.pdf for the latest version.
(1) Package type: SO-8


| SO-8 |  |  |
| :---: | :---: | :---: |
| Dim | Min | Max |
| A | - | 1.75 |
| A1 | 0.10 | 0.20 |
| A2 | 1.30 | 1.50 |
| A3 | 0.15 | 0.25 |
| b | 0.3 | 0.5 |
| D | 4.85 | 4.95 |
| E | 5.90 | 6.10 |
| E1 | 3.85 | 3.95 |
| e | 1.27 | Typ |
| h | - | 0.35 |
| L | 0.62 | 0.82 |
| $\boldsymbol{\theta}$ | $0^{\circ}$ | $8^{\circ}$ |
| All Dimensions in $\mathbf{~ m m}$ |  |  |

(2) Package type: MSOP-8


| MSOP-8 |  |  |  |
| :---: | :---: | :---: | :---: |
| Dim | Min | Max | Typ |
| A | - | 1.10 | - |
| A1 | 0.05 | 0.15 | 0.10 |
| A2 | 0.75 | 0.95 | 0.86 |
| A3 | 0.29 | 0.49 | 0.39 |
| b | 0.22 | 0.38 | 0.30 |
| $\mathbf{c}$ | 0.08 | 0.23 | 0.15 |
| D | 2.90 | 3.10 | 3.00 |
| E | 4.70 | 5.10 | 4.90 |
| E1 | 2.90 | 3.10 | 3.00 |
| E3 | 2.85 | 3.05 | 2.95 |
| e | - | - | 0.65 |
| L | 0.40 | 0.80 | 0.60 |
| $\mathbf{a}$ | $0^{\circ}$ | $8^{\circ}$ | $4^{\circ}$ |
| $\mathbf{x}$ | - | - | 0.750 |
| $\mathbf{y}$ | - | - | 0.750 |
| All Dimensions in $\mathbf{~ m m}$ |  |  |  |

## Package Outline Dimensions (continued) (All dimensions in mm.)

Please see AP02002 at http://www.diodes.com/datasheets/ap02002.pdf for the latest version.
(3) Package type: MSOP-8EP

(4) Package type: U-DFN3030-8 Type E


| U-DFN3030-8 <br> (TYPE E) |  |  |  |
| :---: | :---: | :---: | :---: |
| Dim | Min | Max | Typ |
| A | 0.57 | 0.63 | 0.60 |
| A1 | 0.00 | 0.05 | 0.02 |
| A3 | - | - | 0.15 |
| b | 0.20 | 0.30 | 0.25 |
| D | 2.95 | 3.05 | 3.00 |
| D2 | 2.15 | 2.35 | 2.25 |
| E | 2.95 | 3.05 | 3.00 |
| E2 | 1.40 | 1.60 | 1.50 |
| e | - | - | 0.65 |
| L | 0.30 | 0.60 | 0.45 |
| z | - | - | 0.40 |
| All Dimensions in $\mathbf{~ m m}$ |  |  |  |

(5) Package type: U-DFN2020-6


| U-DFN2020-6 |  |  |  |
| :---: | :---: | :---: | :---: |
| Dim | Min | Max | Typ |
| A | 0.57 | 0.63 | 0.60 |
| A1 | 0 | 0.05 | 0.03 |
| A3 | - | - | 0.15 |
| b | 0.20 | 0.30 | 0.25 |
| D | 1.95 | 2.075 | 2.00 |
| D2 | 1.45 | 1.65 | 1.55 |
| e | - | - | 0.65 |
| E | 1.95 | 2.075 | 2.00 |
| E2 | 0.76 | 0.96 | 0.86 |
| L | 0.30 | 0.40 | 0.35 |
| All Dimensions in $\mathbf{~ m m}$ |  |  |  |

## Suggested Pad Layout

Please see AP02001 at http://www.diodes.com/datasheets/ap02001.pdf for the latest version.
(1) Package type: SO-8


| Dimensions | Value (in mm) |
| :---: | :---: |
| $\mathbf{X}$ | 0.60 |
| $\mathbf{Y}$ | 1.55 |
| $\mathbf{C} 1$ | 5.4 |
| $\mathbf{C} 2$ | 1.27 |

(2) Package type: MSOP-8


| Dimensions | Value (in mm) |
| :---: | :---: |
| $\mathbf{C}$ | 0.650 |
| $\mathbf{X}$ | 0.450 |
| $\mathbf{Y}$ | 1.350 |
| $\mathbf{Y 1}$ | 5.300 |

(3) Package type: MSOP-8EP


| Dimensions | Value <br> (in mm) |
| :---: | :---: |
| $\mathbf{C}$ | 0.650 |
| $\mathbf{G}$ | 0.450 |
| $\mathbf{X}$ | 0.450 |
| X1 | 2.000 |
| $\mathbf{Y}$ | 1.350 |
| Y1 | 1.700 |
| Y2 | 5.300 |

## Suggested Pad Layout (continued)

Please see AP02001 at http://www.diodes.com/datasheets/ap02001.pdf for the latest version.
(4) Package type: U-DFN3030-8 Type E


| Dimensions | Value <br> (in mm) |
| :---: | :---: |
| $\mathbf{C}$ | 0.650 |
| $\mathbf{X}$ | 0.350 |
| $\mathbf{X 1}$ | 2.350 |
| $\mathbf{X 2}$ | 2.300 |
| $\mathbf{Y}$ | 0.650 |
| $\mathbf{Y 1}$ | 1.600 |
| $\mathbf{Y 2}$ | 3.300 |

(5) Package type: U-DFN2020-6


| Dimensions | Value <br> (in $\mathbf{~ m m}$ ) |
| :---: | :---: |
| $\mathbf{C}$ | 0.65 |
| $\mathbf{G}$ | 0.15 |
| $\mathbf{X}$ | 0.37 |
| $\mathbf{X 1}$ | 1.67 |
| $\mathbf{Y}$ | 0.45 |
| $\mathbf{Y 1}$ | 0.90 |

## IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

## LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:
A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2015, Diodes Incorporated
www.diodes.com

