

8-Mbit (512 K × 16) Static RAM

Features

■ Very high speed: 55 ns

■ Wide voltage range: 1.65 V-2.25 V

■ Pin compatible with CY62157DV18 and CY62157DV20

■ Ultra low standby power

Typical Standby current: 2 μA
 Maximum Standby current: 8 μA

■ Ultra low active power

□ Typical active current: 1.8 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features

■ Automatic power down when deselected

Complementary metal oxide semiconductor (CMOS) for optimum speed and power

Available in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) package

Functional Description

The CY62157EV18 is a high performance CMOS static RAM organized as 512K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power

consumption when addresses are not toggling. The device can also be put into standby mode when deselected (CE_1 HIGH or CE_2 LOW or both \overline{BHE} and \overline{BLE} are HIGH). The input and output pins (I/O_0 through I/O_{15}) are placed in a high impedance state when:

- Deselected (CE₁ HIGH or CE₂ LOW)
- Outputs are disabled (OE HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH) or
- Write operation is active (CE₁ LOW, CE₂ HIGH and WE LOW).

Write to the device by taking Chip Enables ($\overline{\text{CE}}_1$ LOW and CE_2 HIGH) and Write Enable (WE) input LOW. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified on the address pins (A₀ through A₁₈). If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₈).

Read from the device by taking Chip Enables ($\overline{\text{CE}}_1$ LOW and CE₂ HIGH) and Output Enable ($\overline{\text{OE}}$) LOW while forcing the Write Enable ($\overline{\text{WE}}$) HIGH. If Byte Low Enable ($\overline{\text{BLE}}$) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High Enable ($\overline{\text{BHE}}$) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 13 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Product Portfolio

							Power D	issipation)	
Duadeest	V _{CC} Range (V)		V _{CC} Range (V) Speed Operating I _{CC} , (mA)		Standby, I _{SB2}		lone (uA)			
Product			(ns)	f = 1MHz		f = f _{max}		- Standby, iSB2 (μΑ)		
	Min	Typ ^[1]	Max		Typ [1]	Max	Typ ^[1]	Max	Typ ^[1]	Max
CY62157EV18	1.65	1.8	2.25	55	1.8	3	18	25	2	8


Note

Cypress Semiconductor Corporation Document Number: 38-05490 Rev. *L

^{1.} Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.



Logic Block Diagram







Contents


Pin Configuration	4
Maximum Ratings	5
Operating Range	
Electrical Characteristics	5
Capacitance	6
Thermal Resistance	6
AC Test Loads and Waveforms	6
Data Retention Characteristics	
Data Retention Waveform	7
Switching Characteristics	
Switching Waveforms	
Truth Table	
Ordering Information	
Ordering Code Definitions	

Package Diagram	15
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC® Solutions	19
Cypress Developer Community	19
Technical Support	19



Pin Configuration

Figure 1. 48-ball VFBGA pinout (Top View) [2]



Note

2. NC pins are not connected on the die.



Maximum Ratings

DC input voltage $^{[3,\ 4]}$ 0.2 V to 2.45 V (V $_{\text{CG}}$	_{Cmax} + 0.2 V)
Output current into outputs (LOW)	20 mA
Static discharge voltage (in accordance with MIL-STD-883, Method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Device	Device Range		V _{CC} ^[5]
CY62157EV18LL	Industrial	-40 °C to +85 °C	1.65 V to 2.25 V

Electrical Characteristics

Over the Operating Range

5	December 2	T			11.24		
Parameter	Description	Test C	Min	Typ [6]	Max	Unit	
V _{OH}	Output HIGH voltage	$I_{OH} = -0.1 \text{ mA}$	V _{CC} = 1.65 V	1.4	_	-	٧
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA	V _{CC} = 1.65 V	_	_	0.2	V
V _{IH}	Input HIGH voltage	V _{CC} = 1.65 V to	2.25 V	1.4	_	V _{CC} + 0.2 V	V
V _{IL}	Input LOW voltage	V _{CC} = 1.65 V to	2.25 V	-0.2	_	0.4	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$;	-1	_	+1	μΑ
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_C$	_C , output disabled	-1	_	+1	μΑ
I _{CC}	V _{CC} operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	_	18	25	mA
		f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	1.8	3	mA
I _{SB1} ^[7]	Automatic CE power down current – CMOS inputs	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}}$ -0.2 V or $\text{CE}_2 \le 0.2 \text{ V}$, $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}}$ - 0.2 V, $\text{V}_{\text{IN}} \le 0.2 \text{ V}$), $\text{f} = \text{f}_{\text{max}}$ (address and data only), $\text{f} = 0$ ($\overline{\text{OE}}$, $\overline{\text{WE}}$, $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$), V_{CC} = $\text{V}_{\text{CC}(\text{max})}$.		-	2	8	μА
I _{SB2} ^[7]	Automatic CE power down current – CMOS Inputs		V or $V_{IN} \leq 0.2 V$,	-	2	8	μА

- 3. $V_{IL(min)} = -2.0 \text{ V}$ for pulse durations less than 20 ns.
- 4. $V_{IH(max)} = V_{CC} + 0.5 V$ for pulse durations less than 20 ns.
- 5. Full Device AC operation assumes a 100 μ s ramp time from 0 to V_{CC} (min) and 200 μ s wait time after V_{CC} stabilization.
- 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.
- 7. Chip enable ($\overline{\text{CE}}$) and byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) need to be tied to CMOS levels to meet the $I_{\text{SB1}}/I_{\text{SB2}}/I_{\text{CCDR}}$ spec. Other inputs can be left floating.



Capacitance


Parameter [8]	Description	Description Test Conditions		Unit
C _{IN}	Input capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	BGA	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3×4.5 inch, four-layer printed circuit board	48.34	°C/W
Θ _{JC}	Thermal resistance (junction to case)		8.78	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms



Parameters	Value	Unit
R1	13500	Ω
R2	10800	Ω
R _{TH}	6000	Ω
V _{TH}	0.80	V

Note
8. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ ^[9]	Max	Unit
V_{DR}	V _{CC} for data retention		1.0	-	-	V
I _{CCDR} ^[10]	Data retention current	$\begin{split} & \frac{V_{CC} = V_{DR},}{CE_1 \ge V_{CC} - 0.2 \text{ V},} \\ & CE_2 \le 0.2 \text{ V},} \\ & V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V} \end{split}$	-	1	3	μА
t _{CDR} ^[11]	Chip deselect to data retention time		0	_	_	ns
t _R ^[12]	Operation recovery time		55	_	-	ns

Data Retention Waveform

Figure 3. Data Retention Waveform [13]



- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 10. Chip enable ($\overline{\text{CE}}$) and byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) need to be tied to CMOS levels to meet the $I_{SB1}/I_{SB2}/I_{CCDR}$ spec. Other inputs can be left floating.
- 11. Tested initially and after any design or process changes that may affect these parameters.
- 12. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100~\mu s$ or stable at $V_{CC(min)} \ge 100~\mu s$.
- 13. BHE BLE is the AND of both BHE and BLE. Deselect the chip by either disabling chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter [14, 15]	Decembrican	55	55 ns		
Parameter 11 17 131	Description	Min	Max	Unit	
Read Cycle					
t _{RC}	Read cycle time	55	_	ns	
t _{AA}	Address to data valid	_	55	ns	
t _{OHA}	Data hold from address change	10	_	ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	55	ns	
t _{DOE}	OE LOW to data valid	_	25	ns	
t _{LZOE}	OE LOW to Low-Z [16]	5	_	ns	
t _{HZOE}	OE HIGH to High-Z [16, 17]	-	18	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low-Z [16]	10	_	ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High-Z [16, 17]	_	18	ns	
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power up	0	_	ns	
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power down	_	55	ns	
t _{DBE}	BLE/BHE LOW to data valid	_	55	ns	
t _{LZBE} ^[18]	BLE/BHE LOW to Low-Z [16]	10	_	ns	
t _{HZBE}	BLE/BHE HIGH to High-Z [16, 17]	-	18	ns	
Write Cycle [19, 20)]	<u> </u>			
t _{WC}	Write cycle time	45	_	ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	ns	
t _{AW}	Address setup to write end	35	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35	_	ns	
t _{BW}	BLE/BHE LOW to write end	35	_	ns	
t _{SD}	Data setup to write end	25	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to High-Z [16, 17]	_	18	ns	
t _{LZWE}	WE HIGH to Low-Z [16]	10	_	ns	

- 14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 1V/ns or less, timing reference levels of $V_{CC(typ)}/2$, input pulse
- levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 2 on page 6.

 15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production. been in production.
- 16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
- 17. t_{HZOE}, t_{HZCE}, t_{HZBE}, and t_{HZWE} transitions are measured when the output enters a high impedance state. 18. If both byte enables are toggled together, this value is 10 ns.
- 19. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 20. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .



Switching Waveforms

Figure 4. Read Cycle 1 (Address Transition Controlled) [21, 22]





Figure 5. Read Cycle 2 (OE Controlled) [22, 23]




- 21. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} and/or $\overline{BLE} = V_{IL}$, and $\overline{CE}_2 = V_{IH}$.
- 22. $\overline{\text{WE}}$ is HIGH for read cycle.
- 23. Address valid before or similar to $\overline{\text{CE}}_1$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)

Figure 6. Write Cycle 1 (WE Controlled) [24, 25, 26]



^{24.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{25.} Data I/O is high impedance if $\overline{OE} = V_{IH}$.

^{26.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

^{27.} During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 7. Write Cycle 2 ($\overline{\text{CE}}_1$ or CE_2 Controlled) [28, 29, 30] **ADDRESS** CE₁ t_{AW} WE t_{BW} BHE/BLE t_{HD} DATA I/O NOTE 31 VALID DATA

^{28.} The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE and/or BLE = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

^{29.} Data I/O is high impedance if $\overline{\text{OE}}$ = V_{IH}.

^{30.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}} = \text{V}_{\text{IH}}$, the output remains in a high impedance state.

^{31.} During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)

Figure 8. Write Cycle 3 (WE Controlled, OE LOW) [32, 33]





Figure 9. Write Cycle 4 (BHE/BLE Controlled, OE LOW) [32]



- 32. If $\overline{\text{CE}}_1$ goes HIGH and $\overline{\text{CE}}_2$ goes LOW simultaneously with $\overline{\text{WE}} = V_{\text{IH}}$, the output remains in a high impedance state.
- 33. The minimum write cycle time for Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .
- 34. During this period, the I/Os are in output state and input signals must not be applied.



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[35]	Х	Х	X ^[35]	X ^[35]	High-Z	Deselect/Power down	Standby (I _{SB})
X ^[35]	L	Х	Х	X ^[35]	X ^[35]	High-Z	Deselect/Power down	Standby (I _{SB})
X ^[35]	X ^[35]	Х	Х	Н	Н	High-Z	Deselect/Power down	Standby (I _{SB})
L	Н	Н	L	L	L	Data out (I/O ₀ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data out (I/O ₀ -I/O ₇); High-Z (I/O ₈ -I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High-Z (I/O ₀ –I/O ₇); Data out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Н	L	Н	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High-Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High-Z	Output disabled	Active (I _{CC})
L	Н	L	Х	L	L	Data in (I/O ₀ -I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); High-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	L	Н	High-Z (I/O ₀ -I/O ₇); Data in (I/O ₈ -I/O ₁₅)	Write	Active (I _{CC})

Note
35. The 'X' (Don't care) state for the Chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
Ī	55	CY62157EV18LL-55BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagram

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Acronyms

Acronym	Description
BHE	Byte High Enable
BLE	Byte Low Enable
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
VFBGA	Very Fine-Pitch Ball Grid Array
WE	Write Enable

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degrees Celsius
μΑ	microampere
mA	milliampere
MHz	megahertz
ns	nanosecond
Ω	ohm
pF	picofarad
V	volt
W	watt



Document History

	t Title: CY62 t Number: 38		L~, 8-Mbit (512 K × 16) Static RAM
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	202862	See ECN	AJU	New data sheet
*A	291272	See ECN	SYT	Converted from Advance Information to Preliminary
				Changed V _{CC} Max from 2.20 to 2.25 V
				Changed V_{CC} stabilization time in footnote #7 from 100 μs to 200 μs
				Changed I _{CCDR} from 4 to 4.5 μA
				Changed t _{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bins
				Changed t _{DOE} from 15 and 22 ns to 18 and 22 ns for the 35 and 45 ns Spec
				Bins respectively
				Changed t _{HZOE} , t _{HZBE} and t _{HZWE} from 12 and 15 ns to 15 and 18 ns for the 3
				and 45 ns Speed Bins respectively
				Changed t _{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns Spec
				Bins respectively Changed to the and to from 25 and 40 ps to 30 and 35 ps for the 35 as
				Changed t_{SCE} , t_{AW} , and t_{BW} from 25 and 40 ns to 30 and 35 ns for the 35 a 45 ns Speed Bins respectively
				Changed t _{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns Spee
				Bins respectively
				Added Pb-Free Package Information
*B	444306	See ECN	NXR	Converted from Preliminary to Final
				Removed 35 ns speed bin and "L" bin
				Changed ball E3 from DNU to NC
				Removed redundant footnote on DNU
				Modified Maximum Ratings spec for Supply Voltage and DC Input Voltage fro 2.4V to 2.45V
				Changed the I _{CC} Typ value from 16 mA to 18 mA and I _{CC} Max value from
				mA to 25 mA for test condition $f = fax = 1/t_{RC}$
				Changed the I_{CC} Max value from 2.3 mA to 3 mA for test condition $f = 1MH$
				Changed the I_{SB1} and I_{SB2} Max value from 4.5 μ A to 8 μ A and Typ value from
				0.9 μA to 2 μA respectively
				Updated Thermal Resistance table
				Changed Test Load Capacitance from 50 pF to 30 pF
				Added Typ value for I _{CCDR}
				Changed the I _{CCDR} Max value from 4.5 μA to 3 μA
				Corrected t_R in Data Retention Characteristics from 100 μs to t_{RC} ns
				Changed t_{LZOE} from 3 to 5, changed t_{LZCE} from 6 to 10, changed t_{HZCE} from
				22 to 18, changed t_{LZBE} from 6 to 5, changed t_{PWE} from 30 to 35, changed t
				from 22 to 25, and changed t _{LZWE} from 6 to 10
				Added footnote #13
				Updated the ordering Information and replaced the Package Name column with Package Diagram
*C	571786	See ECN	VKN	Replaced 45ns speed bin with 55ns
*D	908120	See ECN	VKN	Added footnote #7 related to I _{SB2} Added footnote #12 related AC timing parameters
*E	2934396	06/03/10	VKN	Added footnote #23 related to chip enable



Document History (continued)

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
*F	3110053	12/14/2010	PRAS	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.
*G	3243545	04/28/2011	RAME	Updated as per template. Added Acronyms and Units of Measure table.
*H	3295175	06/29/2011	RAME	Added I _{SB1} and I _{CCDR} to footnotes 7 and 11. Modified footnote 29 and referenced in Truth Table.
*	4102022	08/22/2013	VINI	Updated Switching Characteristics: Updated Note 15. Updated Package Diagram: spec 51-85150 – Updated to the latest revision *H. Updated in new template.
*J	4384935	05/20/2014	MEMJ	Updated Switching Characteristics: Added Note 20 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 8. Completing Sunset Review.
*K	4576526	11/21/2014	MEMJ	Added related documentation hyperlink in page 1.
*L	5759379	06/01/2017	VINI	Updated Thermal Resistance values. Updated the template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Cypress.com/arm

cypress.com/automotive

cypress.com/timing

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended of or the operation of weapons, weapons systems, nuclear installations, life-support devices or systems of the medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the aliure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 38-05490 Rev. *L Revised June 1, 2017 Page 19 of 19