

PSoC® 4: PSoC 4000S Datasheet

Programmable System-on-Chip (PSoC®)

Functional Description

PSoC[®] 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an ARM[®] Cortex[®]-M0+ CPU. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4000S product family is a member of the PSoC 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CapSense) with best-in-class performance, programmable general-purpose continuous-time and switched-capacitor analog blocks, and programmable connectivity. PSoC 4000S products will be upward compatible with members of the PSoC 4 platform for new applications and design needs.

Features

32-bit MCU Subsystem

- 48-MHz ARM Cortex-M0+ CPU
- Up to 32 KB of flash with Read Accelerator
- Up to 4 KB of SRAM

Programmable Analog

- Single-slope 10-bit ADC function provided by Capacitance sensing block
- Two current DACs (IDACs) for general-purpose or capacitive sensing applications on any pin
- Two low-power comparators that operate in Deep Sleep low-power mode

Programmable Digital

Programmable logic blocks allowing Boolean operations to be performed on port inputs and outputs

Low-Power 1.71-V to 5.5-V Operation

 Deep Sleep mode with operational analog and 2.5 μA digital system current

Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) (>5:1) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense[™])

Serial Communication

■ Two independent run-time reconfigurable Serial Communication Blocks (SCBs) with re-configurable I2C, SPI, or UART functionality

LCD Drive Capability

■ LCD segment drive capability on GPIOs

Timing and Pulse-Width Modulation

- Five 16-bit timer/counter/pulse-width modulator (TCPWM) blocks
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Up to 36 Programmable GPIO Pins

- 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, 32-pin TQFP, and 25-ball WLCSP packages
- Any GPIO pin can be CapSense, analog, or digital
- Drive modes, strengths, and slew rates are programmable

PSoC Creator Design Environment

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API) component for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

 After schematic entry, development can be done with ARM-based industry-standard development tools

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 002-00123 Rev. *K Revised November 17, 2017



Contents

Logic Block Diagram	3
Functional Overview	
CPU and Memory Subsystem	
System Resources	
Analog Blocks	5
Programmable Digital Blocks	5
Fixed Function Digital	5
GPIO	6
Special Function Peripherals	6
Pinouts	7
Alternate Pin Functions	8
Power	10
Mode 1: 1.8 V to 5.5 V External Supply	10
Mode 2: 1.8 V ±5% External Supply	10
Development Support	
Documentation	11
Online	11
Tools	
Electrical Specifications	12
Absolute Maximum Ratings	12

Device Level Specifications	T
Analog Peripherals	16
Digital Peripherals	20
Memory	
System Resources	
Ordering Information	
Packaging	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	35
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	37
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	



Logic Block Diagram

CPU Subsystem PSoC 4000S SWD/TC **Architecture** Cortex **FLASH SRAM ROM** M0+ 32-bit 32 KB 4KB 8 KB 48 MHz ĵţ FAST MUL NVIC, IRQMUX AHB- Lite SRAM Controller ROM Controller Read Accelerator System Resources System Interconnect (Single Layer AHB) Lite Power Peripherals Sleep Control WIC Peripheral Interconnect (MMIO) PCLK REF PWRSYS SCB-12C/SPI/UART Clock Control Comparator WDT IMO TCPWM GPIO (5x ports) CapSense WCO Reset Reset Control XRES <u>2</u> Ъ Test 3 TestMode Entry న Digital DFT OSS (Analog DFT High Speed I/ O Matrix & 2x Programmable I/O Power Modes Active/ Sleep 36x GPIOs, LCD DeepSleer I/O Subsystem

Figure 1. Block Diagram

PSoC 4000S devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The ARM Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000S devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000S family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Thus firmware control of debugging cannot be over-ridden without erasing the firmware thus providing security.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000S, with device security enabled, may not be returned for failure analysis. This is a trade-off the PSoC 4000S allows the customer to make.



Functional Overview

CPU and Memory Subsystem

CPU

The Cortex-M0+ CPU in the PSoC 4000S is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in Deep Sleep mode.

The CPU also includes a debug interface, the serial wire debug (SWD) interface, which is a two-wire form of JTAG. The debug configuration used for PSoC 4000S has four breakpoint (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4000S device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver two wait-state (WS) access time at 48 MHz. The flash accelerator delivers 85% of single-cycle SRAM access performance on average.

SRAM

Four KB of SRAM are provided with zero wait-state access at 48 MHz.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System

The power system is described in detail in the section Power on page 10. It provides assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4000S operates with a single external supply over the range of either 1.8 V $\pm 5\%$ (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4000S provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs. The opamps can remain operational in Deep Sleep mode.


Clock System

The PSoC 4000S clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4000S consists of the internal main oscillator (IMO), internal low-frequency oscillator (ILO), a 32 kHz Watch Crystal Oscillator (WCO) and provision for an external clock. Clock dividers are provided to generate clocks for peripherals on a fine-grained basis. Fractional dividers are also provided to enable clocking of higher data rates for UARTs.

The HFCLK signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are eight clock dividers for the PSoC 4000S, two of those are fractional dividers. The 16-bit capability allows flexible generation of fine-grained frequency values, and is fully supported in PSoC Creator.

Figure 2. PSoC 4000S MCU Clocking Architecture



IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4000S. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is ±2%.

ILO Clock Source

The ILO is a very low power, nominally 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watch Crystal Oscillator (WCO)

The PSoC 4000S clock subsystem also implements a low-frequency (32-kHz watch crystal) oscillator that can be used for precision timing applications.



Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

Reset

The PSoC 4000S can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset by asserting it active low. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4000S reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a ±5% reference.

Analog Blocks

Low-power Comparators (LPC)

The PSoC 4000S has a pair of low-power comparators, which can also operate in Deep Sleep modes. This allows the analog system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode where the system wake-up circuit is activated by a comparator switch event. The LPC outputs can be routed to pins.

Current DACs

The PSoC 4000S has two IDACs, which can drive any of the pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4000S has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on the I/O Ports.

Programmable Digital Blocks

The programmable I/O (Smart I/O) block is a fabric of switches and LUTs that allows Boolean functions to be performed in signals being routed to the pins of a GPIO port. The Smart I/O can perform logical operations on input pins to the chip and on signals going out as outputs.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention. There are five TCPWM blocks in the PSoC 4000S.

Serial Communication Block (SCB)

The PSoC 4000S has two serial communication blocks, which can be programmed to have SPI, I2C, or UART functionality.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000S and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I²C peripheral is compatible with the I²C Standard-mode and Fast-mode devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000S is not completely compliant with the I²C spec in the following respect:

■ GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

UART Mode: This is a full-feature UART operating at up to 1 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. An 8-deep FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI SSP (adds a start pulse used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block can use the FIFO.



GPIO

The PSoC 4000S has up to 36 GPIOs. The GPIO block implements the following:

- Eight drive modes:
- ☐ Analog input mode (input and output buffers disabled)
- □ Input only
- □ Weak pull-up with strong pull-down
- ☐ Strong pull-up with weak pull-down
- □ Open drain with strong pull-down
- □ Open drain with strong pull-up
- ☐ Strong pull-up with strong pull-down
- □ Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve FMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (5 for PSoC 4000S).

Special Function Peripherals

CapSense

CapSense is supported in the PSoC 4000S through a CapSense Sigma-Delta (CSD) block that can be connected to any pins through an analog multiplex bus via analog switches. CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another analog multiplex bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).

The CapSense block also provides a 10-bit Slope ADC function, which can be used in conjunction with the CapSense function.

The CapSense block is an advanced, low-noise, programmable block with programmable voltage references and current source ranges for improved sensitivity and flexibility. It can also use an external reference voltage. It has a full-wave CSD mode that alternates sensing to VDDA and Ground to null out power-supply related noise.

LCD Segment Drive

The PSoC 4000S has an LCD controller, which can drive up to 8 commons and up to 28 segments. It uses full digital methods to drive the LCD segments requiring no generation of internal LCD voltages. The two methods used are referred to as Digital Correlation and PWM. Digital Correlation pertains to modulating the frequency and drive levels of the common and segment signals to generate the highest RMS voltage across a segment to light it up or to keep the RMS signal to zero. This method is good for STN displays but may result in reduced contrast with TN (cheaper) displays. PWM pertains to driving the panel with PWM signals to effectively use the capacitance of the panel to provide the integration of the modulated pulse-width to generate the desired LCD voltage. This method results in higher power consumption but can result in better results when driving TN displays. LCD operation is supported during Deep Sleep refreshing a small display buffer (4 bits; 1 32-bit register per port).



Pinouts

The following table provides the pin list for PSoC 4000S for the 48-pin TQFP, 40-pin QFN, 32-pin QFN, 24-pin QFN, 32-pin TQFP, and 25-ball CSP packages. All port pins support GPIO. Pin 11 is a No-Connect in the 48-TQFP.

Table 1. PSoC 4000S Pin List

48-pin	TQFP	32-pii	n QFN	24-pi	n QFN	25-ba	II CSP	40-pi	n QFN	32-pir	TQFP
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
28	P0.0	17	P0.0	13	P0.0	D1	P0.0	22	P0.0	17	P0.0
29	P0.1	18	P0.1	14	P0.1	C3	P0.1	23	P0.1	18	P0.1
30	P0.2	19	P0.2					24	P0.2	19	P0.2
31	P0.3	20	P0.3					25	P0.3	20	P0.3
32	P0.4	21	P0.4	15	P0.4	C2	P0.4	26	P0.4	21	P0.4
33	P0.5	22	P0.5	16	P0.5	C1	P0.5	27	P0.5	22	P0.5
34	P0.6	23	P0.6	17	P0.6	B1	P0.6	28	P0.6	23	P0.6
35	P0.7					B2	P0.7	29	P0.7		
36	XRES	24	XRES	18	XRES	В3	XRES	30	XRES	24	XRES
37	VCCD	25	VCCD	19	VCCD	A1	VCCD	31	VCCD	25	VCCD
38	VSSD	26	VSSD	20	VSSD	A2	VSS			26	VSSD
39	VDDD	27	VDD	21	VDD	A3	VDD	32	VDDD	27	VDD
40	VDDA	27	VDD	21	VDD	A3	VDD	33	VDDA	27	VDD
41	VSSA	28	VSSA	22	VSSA	A2	VSS	34	VSSA	28	VSSA
42	P1.0	29	P1.0					35	P1.0	29	P1.0
43	P1.1	30	P1.1					36	P1.1	30	P1.1
44	P1.2	31	P1.2	23	P1.2	A4	P1.2	37	P1.2	31	P1.2
45	P1.3	32	P1.3	24	P1.3	B4	P1.3	38	P1.3	32	P1.3
46	P1.4							39	P1.4		
47	P1.5										
48	P1.6										
1	P1.7	1	P1.7	1	P1.7	A5	P1.7	40	P1.7	1	P1.7
2	P2.0	2	P2.0	2	P2.0	B5	P2.0	1	P2.0	2	P2.0
3	P2.1	3	P2.1	3	P2.1	C5	P2.1	2	P2.1	3	P2.1
4	P2.2	4	P2.2					3	P2.2	4	P2.2
5	P2.3	5	P2.3					4	P2.3	5	P2.3
6	P2.4							5	P2.4		
7	P2.5	6	P2.5					6	P2.5	6	P2.5
8	P2.6	7	P2.6	4	P2.6	D5	P2.6	7	P2.6	7	P2.6
9	P2.7	8	P2.7	5	P2.7	C4	P2.7	8	P2.7	8	P2.7
10	VSSD					A2	VSS	9	VSSD		
12	P3.0	9	P3.0	6	P3.0	E5	P3.0	10	P3.0	9	P3.0
13	P3.1	10	P3.1			D4	P3.1	11	P3.1	10	P3.1
14	P3.2	11	P3.2	7	P3.2	E4	P3.2	12	P3.2	11	P3.2
16	P3.3	12	P3.3	8	P3.3	D3	P3.3	13	P3.3	12	P3.3

Document Number: 002-00123 Rev. *K Page 7 of 37



Table 1. PSoC 4000S Pin List (continued)

48-pin	TQFP	32-pir	n QFN	24-pii	n QFN	25-ba	5-ball CSP 40-pin QFN		n QFN	32-pin TQFP	
Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
17	P3.4							14	P3.4		
18	P3.5							15	P3.5		
19	P3.6							16	P3.6		
20	P3.7							17	P3.7		
21	VDDD										
22	P4.0	13	P4.0	9	P4.0	E3	P4.0	18	P4.0	13	P4.0
23	P4.1	14	P4.1	10	P4.1	D2	P4.1	19	P4.1	14	P4.1
24	P4.2	15	P4.2	11	P4.2	E2	P4.2	20	P4.2	15	P4.2
25	P4.3	16	P4.3	12	P4.3	E1	P4.3	21	P4.3	16	P4.3

Descriptions of the Pin functions are as follows:

VDDD: Power supply for the digital section.

VDDA: Power supply for the analog section.

VSSD, VSSA: Ground pins for the digital and analog sections respectively.

VCCD: Regulated digital supply (1.8 V ±5%)

VDD: Power supply to all sections of the chip

VSS: Ground for all sections of the chip

Alternate Pin Functions

Each port pin can be assigned to one of multiple functions; it can, for instance, be an analog I/O, a digital peripheral function, an LCD pin, or a CapSense pin. The pin assignments are shown in the following table.

Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P0.0	lpcomp.in_p[0]				tcpwm.tr_in[0]		scb[0].spi_select1:0
P0.1	lpcomp.in_n[0]				tcpwm.tr_in[1]		scb[0].spi_select2:0
P0.2	lpcomp.in_p[1]						scb[0].spi_select3:0
P0.3	lpcomp.in_n[1]						
P0.4	wco.wco_in			scb[1].uart_rx:0		scb[1].i2c_scl:0	scb[1].spi_mosi:1
P0.5	wco.wco_out			scb[1].uart_tx:0		scb[1].i2c_sda:0	scb[1].spi_miso:1
P0.6			srss.ext_clk	scb[1].uart_cts:0			scb[1].spi_clk:1
P0.7				scb[1].uart_rts:0			scb[1].spi_select0:1
P1.0			tcpwm.line[2]:1	scb[0].uart_rx:1		scb[0].i2c_scl:0	scb[0].spi_mosi:1
P1.1			tcpwm.line_compl[2]:1	scb[0].uart_tx:1		scb[0].i2c_sda:0	scb[0].spi_miso:1
P1.2			tcpwm.line[3]:1	scb[0].uart_cts:1	tcpwm.tr_in[2]		scb[0].spi_clk:1
P1.3			tcpwm.line_compl[3]:1	scb[0].uart_rts:1	tcpwm.tr_in[3]		scb[0].spi_select0:1
P1.4							scb[0].spi_select1:1
P1.5							scb[0].spi_select2:1

Document Number: 002-00123 Rev. *K Page 8 of 37




Port/ Pin	Analog	Smart I/O	Alternate Function 1	Alternate Function 2	Alternate Function 3	Deep Sleep 1	Deep Sleep 2
P1.6							scb[0].spi_select3:1
P1.7							
P2.0		prgio[0].io[0]	tcpwm.line[4]:0	csd.comp	tcpwm.tr_in[4]	scb[1].i2c_scl:1	scb[1].spi_mosi:2
P2.1		prgio[0].io[1]	tcpwm.line_compl[4]:0		tcpwm.tr_in[5]	scb[1].i2c_sda:1	scb[1].spi_miso:2
P2.2		prgio[0].io[2]					scb[1].spi_clk:2
P2.3		prgio[0].io[3]					scb[1].spi_select0:2
P2.4		prgio[0].io[4]	tcpwm.line[0]:1				scb[1].spi_select1:1
P2.5		prgio[0].io[5]	tcpwm.line_compl[0]:1				scb[1].spi_select2:1
P2.6		prgio[0].io[6]	tcpwm.line[1]:1				scb[1].spi_select3:1
P2.7		prgio[0].io[7]	tcpwm.line_compl[1]:1			lpcomp.comp[0]:1	
P3.0		prgio[1].io[0]	tcpwm.line[0]:0	scb[1].uart_rx:1		scb[1].i2c_scl:2	scb[1].spi_mosi:0
P3.1		prgio[1].io[1]	tcpwm.line_compl[0]:0	scb[1].uart_tx:1		scb[1].i2c_sda:2	scb[1].spi_miso:0
P3.2		prgio[1].io[2]	tcpwm.line[1]:0	scb[1].uart_cts:1		cpuss.swd_data	scb[1].spi_clk:0
P3.3		prgio[1].io[3]	tcpwm.line_compl[1]:0	scb[1].uart_rts:1		cpuss.swd_clk	scb[1].spi_select0:0
P3.4		prgio[1].io[4]	tcpwm.line[2]:0		tcpwm.tr_in[6]		scb[1].spi_select1:0
P3.5		prgio[1].io[5]	tcpwm.line_compl[2]:0		tcpwm.tr_in[7]		scb[1].spi_select2:0
P3.6		prgio[1].io[6]	tcpwm.line[3]:0		tcpwm.tr_in[8]		scb[1].spi_select3:0
P3.7		prgio[1].io[7]	tcpwm.line_compl[3]:0		tcpwm.tr_in[9]	lpcomp.comp[1]:1	
P4.0	csd.vref_ext			scb[0].uart_rx:0	tcpwm.tr_in[10]	scb[0].i2c_scl:1	scb[0].spi_mosi:0
P4.1	csd.cshieldpads			scb[0].uart_tx:0	tcpwm.tr_in[11]	scb[0].i2c_sda:1	scb[0].spi_miso:0
P4.2	csd.cmodpad			scb[0].uart_cts:0		lpcomp.comp[0]:0	scb[0].spi_clk:0
P4.3	csd.csh_tank			scb[0].uart_rts:0		lpcomp.comp[1]:0	scb[0].spi_select0:0



Power

The following power system diagram shows the set of power supply pins as implemented for the PSoC 4000S. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the $\rm V_{\rm DD}$ input.

Figure 3. Power Supply Connections



There are two distinct modes of operation. In Mode 1, the supply voltage range is 1.8 V to 5.5 V (unregulated externally; internal regulator operational). In Mode 2, the supply range is $1.8 \text{ V} \pm 5\%$ (externally regulated; 1.71 to 1.89, internal regulator bypassed).

Mode 1: 1.8 V to 5.5 V External Supply

In this mode, the PSoC 4000S is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000S supplies the internal logic and its output is connected to the V_{CCD} pin. The VCCD pin must be bypassed to ground via an external capacitor (0.1 $\mu F;\, X5R$ ceramic or better) and must not be connected to anything else.

Mode 2: 1.8 V ±5% External Supply


In this mode, the PSoC 4000S is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the VDD and VCCD pins are shorted together and bypassed. The internal regulator can be disabled in the firmware.

Bypass capacitors must be used from VDDD to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1- μ F range, in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme is shown in the following diagram.

Figure 4. External Supply Range from 1.8 V to 5.5 V with Internal Regulator Active

Power supply bypass connections example





Development Support

The PSoC 4000S has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4000S to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000S is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

Document Number: 002-00123 Rev. *K Page 11 of 37



Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[1]

	orato maximani						
Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SS}	-0.5	-	6		_
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V _{SS}	-0.5	_	1.95	V	-
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	-	V _{DD} +0.5		_
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	_	25		_
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2200	_	-	V	-
BID45	ESD_CDM	Electrostatic discharge charged device model	500	_	-	V	-
BID46	LU	Pin current for latch-up	-140	-	140	mA	_

Note

Document Number: 002-00123 Rev. *K Page 12 of 37

Usage above the absolute maximum conditions listed in Table 2 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



Device Level Specifications

All specifications are valid for $-40~^{\circ}\text{C} \le T_A \le 85~^{\circ}\text{C}$ and $T_J \le 100~^{\circ}\text{C}$, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID53	V_{DD}	Power supply input voltage	1.8	-	5.5		Internally regulated supply
SID255	V_{DD}	Power supply input voltage (V _{CCD} = V _{DD} = V _{DDA})	1.71	_	1.89	٧	Internally unregulated supply
SID54	V _{CCD}	Output voltage (for core logic)	_	1.8	_		_
SID55	C _{EFC}	External regulator voltage bypass	_	0.1	-	μF	X5R ceramic or better
SID56	C _{EXC}	Power supply bypass capacitor	_	1	_	μι	X5R ceramic or better
Active Mode,	V _{DD} = 1.8 V to 5.	5 V. Typical values measured at VDD =	3.3 V an	d 25 °C.			
SID10	I _{DD5}	Execute from flash; CPU at 6 MHz	_	1.2	2.0		_
SID16	I _{DD8}	Execute from flash; CPU at 24 MHz	_	2.4	4.0	mA	_
SID19	I _{DD11}	Execute from flash; CPU at 48 MHz	_	4.6	5.9		_
Sleep Mode, V	DDD = 1.8 V to	5.5 V (Regulator on)					
SID22	I _{DD17}	I ² C wakeup WDT, and Comparators on	_	1.1	1.6	mA	6 MHz
SID25	I _{DD20}	I ² C wakeup, WDT, and Comparators on	_	1.4	1.9		12 MHz
Sleep Mode, V	_{DDD} = 1.71 V to	1.89 V (Regulator bypassed)					
SID28	I _{DD23}	I ² C wakeup, WDT, and Comparators on	_	0.7	0.9	mA	6 MHz
SID28A	I _{DD23A}	I ² C wakeup, WDT, and Comparators on	_	0.9	1.1	mA	12 MHz
Deep Sleep M	ode, V _{DD} = 1.8 V	to 3.6 V (Regulator on)					
SID31	I _{DD26}	I ² C wakeup and WDT on	_	2.5	60	μA	_
Deep Sleep Me	ode, V _{DD} = 3.6 V	to 5.5 V (Regulator on)					
SID34	I _{DD29}	I ² C wakeup and WDT on	_	2.5	60	μA	_
Deep Sleep M							
SID37	I _{DD32}	I ² C wakeup and WDT on	_	2.5	60	μA	_
XRES Current							
SID307	I _{DD_XR}	Supply current while XRES asserted	_	2	5	mA	

Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	-	48	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 ^[3]	T _{SLEEP}	Wakeup from Sleep mode	_	0	_	μs	
SID50 ^[3]	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	_	35	_	μο	

Note

Document Number: 002-00123 Rev. *K Page 13 of 37

^{2.} Guaranteed by characterization.



GPIO

Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID57	V _{IH} ^[3]	Input voltage high threshold	$0.7 \times V_{DDD}$	-	_		CMOS Input
SID58	V _{IL}	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$		CMOS Input
SID241	V _{IH} [3]	LVTTL input, V _{DDD} < 2.7 V	$0.7 \times V_{DDD}$	_	_		_
SID242	V_{IL}	LVTTL input, V _{DDD} < 2.7 V	_	-	$\begin{array}{c} 0.3 \times \\ V_{DDD} \end{array}$		_
SID243	V _{IH} ^[3]	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	2.0	-	_] ,,	_
SID244	V _{IL}	LVTTL input, $V_{DDD} \ge 2.7 \text{ V}$	_	-	8.0	V	_
SID59	V _{OH}	Output voltage high level	V _{DDD} -0.6	-	_		I _{OH} = 4 mA at 3 V V _{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} -0.5	-	_		I _{OH} = 1 mA at 3 V V _{DDD}
SID61	V _{OL}	Output voltage low level	-	_	0.6		I _{OL} = 4 mA at 1.8 V V _{DDD}
SID62	V _{OL}	Output voltage low level	_	-	0.6		I_{OL} = 10 mA at 3 V V_{DDD}
SID62A	V _{OL}	Output voltage low level	_	-	0.4		I_{OL} = 3 mA at 3 V V_{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	_
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	N22	_
SID65	I _{IL}	Input leakage current (absolute value)	-	_	2	nA	25 °C, V _{DDD} = 3.0 V
SID66	C _{IN}	Input capacitance	-	-	7	pF	_
SID67 ^[4]	V _{HYSTTL}	Input hysteresis LVTTL	25	40	-		$V_{DDD} \ge 2.7 \text{ V}$
SID68 ^[4]	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	-	-	mV	V _{DD} < 4.5 V
SID68A ^[4]	V _{HYSCMOS5V5}	Input hysteresis CMOS	200	-	-		V _{DD} > 4.5 V
SID69 ^[4]	I _{DIODE}	Current through protection diode to V_{DD}/V_{SS}	-	_	100	μΑ	-
SID69A ^[4]	I _{TOT_GPIO}	Maximum total source or sink chip current	_	_	200	mA	_

V_{IH} must not exceed V_{DDD} + 0.2 V.
 Guaranteed by characterization.



Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	_	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	_	12	115	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	-	60	-	3.3 V V _{DDD} , Cload = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	_	60	_	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Fast strong mode	-	-	33		90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	GPIO F _{OUT} ; 1.71 V≤ V _{DDD} ≤ 3.3 V Fast strong mode	-	-	16.7		90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F_{OUT} ; 3.3 $V \le V_{DDD} \le 5.5 V$ Slow strong mode	-	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	$ \begin{array}{l} \text{GPIO F}_{\text{OUT}}; 1.71 \text{ V} \! \leq \! \text{V}_{\text{DDD}} \! \leq \! 3.3 \text{ V} \\ \text{Slow strong mode}. \end{array} $	-	_	3.5	-	90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V ≤ V _{DDD} ≤ 5.5 V	_	-	48		90/10% V _{IO}

XRES

Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions	
SID77	V _{IH}	Input voltage high threshold	$0.7 \times V_{DDD}$	-	_	V	CMOS Input	
SID78	V _{IL}	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$	V	CiviO3 iriput	
SID79	R _{PULLUP}	Pull-up resistor	-	60	_	kΩ	_	
SID80	C _{IN}	Input capacitance	-	-	7	pF	_	
SID81 ^[5]	V _{HYSXRES}	Input voltage hysteresis	_	100	-	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5 V	
SID82	I _{DIODE}	Current through protection diode to V _{DD} /V _{SS}	_	-	100	μA		

Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID83 ^[5]	T _{RESETWIDTH}	Reset pulse width	1	1	1	μs	_
BID194 ^[5]	T _{RESETWAKE}	Wake-up time from reset release	_	-	2.7	ms	-

Document Number: 002-00123 Rev. *K Page 15 of 37

Note
5. Guaranteed by characterization.



Analog Peripherals

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID84	V _{OFFSET1}	Input offset voltage, Factory trim	-	_	±10		_
SID85	V _{OFFSET2}	Input offset voltage, Custom trim	-	_	±4	mV	_
SID86	V _{HYST}	Hysteresis when enabled	-	10	35		_
SID87	V _{ICM1}	Input common mode voltage in normal mode	0	_	V _{DDD} -0.1		Modes 1 and 2
SID247	V _{ICM2}	Input common mode voltage in low power mode	0	_	V_{DDD}	V	_
	V _{ICM3}	Input common mode voltage in ultra low power mode	0	_	V _{DDD} -1.15		V _{DDD} ≥ 2.2 V at -40 °C
SID88	C _{MRR}	Common mode rejection ratio	50	_	_	dB	V _{DDD} ≥ 2.7V
SID88A	C _{MRR}	Common mode rejection ratio	42	_	_	uБ	V _{DDD} ≤ 2.7V
SID89	I _{CMP1}	Block current, normal mode	-	_	400		_
SID248	I _{CMP2}	Block current, low power mode	-	_	100	μA	_
SID259	I _{CMP3}	Block current in ultra low-power mode	_	6	28	F	V _{DDD} ≥ 2.2 V at -40 °C
SID90	Z _{CMP}	DC Input impedance of comparator	35	_	-	ΜΩ	_

Table 10. Comparator AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/ Conditions
SID91	TRESP1	Response time, normal mode, 50 mV overdrive	_	38	110	ne	_
SID258	TRESP2	Response time, low power mode, 50 mV overdrive	_	70	200	ns	_
SID92	TRESP3	Response time, ultra-low power mode, 200 mV overdrive	ı	2.3	15	μs	V _{DDD} ≥ 2.2 V at –40 °C

Document Number: 002-00123 Rev. *K Page 16 of 37



CSD

Table 11. CSD and IDAC Specifications

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	_	±50	mV	V _{DD} > 2 V (with ripple), 25 °C T _A , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	-	-	±25	mV	V _{DD} > 1.75V (with ripple), 25 °C T _A , Parasitic Capaci tance (C _P) < 20 pF, Sensitivity ≥ 0.4 pF
SID.CSD.BLK	ICSD	Maximum block current	_	_	4000	μA	Maximum block current for both IDACs in dynamic (switching) mode including comparators, buffer, and reference generator.
SID.CSD#15	V _{REF}	Voltage reference for CSD and Comparator	0.6	1.2	V _{DDA} - 0.6	V	V _{DDA} - 0.06 or 4.4, whichever is lower
SID.CSD#15A	VREF_EXT	External Voltage reference for CSD and Comparator	0.6		V _{DDA} - 0.6	V	V _{DDA} - 0.06 or 4.4, whichever is lower
SID.CSD#16	IDAC1IDD	IDAC1 (7-bits) block current	-	-	1750	μA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	-	1750	μA	
SID308	VCSD	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 \
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.6	_	V _{DDA} -0.6	٧	V _{DDA} - 0.06 or 4.4, whichever is lower
SID309	IDAC1DNL	DNL	-1	-	1	LSB	
SID310	IDAC1INL	INL	-2	-	2	LSB	INL is ±5.5 LSB for V _{DDA} < 2 V
SID311	IDAC2DNL	DNL	-1	-	1	LSB	
SID312	IDAC2INL	INL	-2	_	2	LSB	INL is ±5.5 LSB for V _{DDA} < 2 V
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	_	Ratio	Capacitance range of 5 to 35 pF, 0.1-pF sensitivity. All use cases. V _{DDA} > 2 V.
SID314	IDAC1CRT1	Output current of IDAC1 (7 bits) in low range	4.2	_	5.4	μA	LSB = 37.5-nA typ.
SID314A	IDAC1CRT2	Output current of IDAC1(7 bits) in medium range	34	-	41	μA	LSB = 300-nA typ.
SID314B	IDAC1CRT3	Output current of IDAC1(7 bits) in high range	275	-	330	μA	LSB = 2.4-µA typ.
SID314C	IDAC1CRT12	Output current of IDAC1 (7 bits) in low range, 2X mode	8	-	10.5	μA	LSB = 75-nA typ.
SID314D	IDAC1CRT22	Output current of IDAC1(7 bits) in medium range, 2X mode	69	-	82	μA	LSB = 600-nA typ.
SID314E	IDAC1CRT32	Output current of IDAC1(7 bits) in high range, 2X mode	540	-	660	μA	LSB = 4.8-µA typ.
SID315	IDAC2CRT1	Output current of IDAC2 (7 bits) in low range	4.2	-	5.4	μA	LSB = 37.5-nA typ.
SID315A	IDAC2CRT2	Output current of IDAC2 (7 bits) in medium range	34	_	41	μΑ	LSB = 300-nA typ.
SID315B	IDAC2CRT3	Output current of IDAC2 (7 bits) in high range	275	_	330	μΑ	LSB = 2.4-µA typ.
SID315C	IDAC2CRT12	Output current of IDAC2 (7 bits) in low range, 2X mode	8	-	10.5	μA	LSB = 75-nA typ.
SID315D	IDAC2CRT22	Output current of IDAC2(7 bits) in medium range, 2X mode	69	_	82	μA	LSB = 600-nA typ.

Document Number: 002-00123 Rev. *K



Table 11. CSD and IDAC Specifications (continued)

SPEC ID#	Parameter	Description	Min	Тур	Max	Units	Details / Conditions
SID315E	IDAC2CRT32	Output current of IDAC2(7 bits) in high range, 2X mode	540	-	660	μA	LSB = 4.8-µA typ.
SID315F	IDAC3CRT13	Output current of IDAC in 8-bit mode in low range	8	-	10.5	μA	LSB = 37.5-nA typ.
SID315G	IDAC3CRT23	Output current of IDAC in 8-bit mode in medium range	69	-	82	μΑ	LSB = 300-nA typ.
SID315H	IDAC3CRT33	Output current of IDAC in 8-bit mode in high range	540	-	660	μA	LSB = 2.4-µA typ.
SID320	IDACOFFSET	All zeroes input	_	-	1	LSB	Polarity set by Source or Sink. Offset is 2 LSBs for 37.5 nA/LSB mode
SID321	IDACGAIN	Full-scale error less offset	-	-	±10	%	
SID322	IDACMISMATCH1	Mismatch between IDAC1 and IDAC2 in Low mode	-	-	9.2	LSB	LSB = 37.5-nA typ.
SID322A	IDACMISMATCH2	Mismatch between IDAC1 and IDAC2 in Medium mode	-	-	5.6	LSB	LSB = 300-nA typ.
SID322B	IDACMISMATCH3	Mismatch between IDAC1 and IDAC2 in High mode	-	-	6.8	LSB	LSB = 2.4-µA typ.
SID323	IDACSET8	Settling time to 0.5 LSB for 8-bit IDAC	-	-	10	μs	Full-scale transition. No external load.
SID324	IDACSET7	Settling time to 0.5 LSB for 7-bit IDAC	-	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	-	2.2	_	nF	5-V rating, X7R or NP0 cap.

Document Number: 002-00123 Rev. *K Page 18 of 37



Table 12. 10-bit CapSense ADC Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SIDA94	A_RES	Resolution	_	-	10	bits	Auto-zeroing is required every millisecond
SIDA95	A_CHNLS_S	Number of channels - single ended	_	-	16		Defined by AMUX Bus.
SIDA97	A-MONO	Monotonicity	-	_	_	Yes	
SIDA98	A_GAINERR	Gain error	_	_	±2	%	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA99	A_OFFSET	Input offset voltage	_	-	3	mV	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA100	A_ISAR	Current consumption	_	_	0.25	mA	
SIDA101	A_VINS	Input voltage range - single ended	V _{SSA}	-	V_{DDA}	V	
SIDA103	A_INRES	Input resistance	_	2.2	_	ΚΩ	
SIDA104	A_INCAP	Input capacitance	_	20	_	pF	
SIDA106	A_PSRR	Power supply rejection ratio	_	60	-	dB	In V _{REF} (2.4 V) mode with V _{DDA} bypass capac- itance of 10 µF
SIDA107	A_TACQ	Sample acquisition time	_	1	_	μs	
SIDA108	A_CONV8	Conversion time for 8-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	-	21.3	μs	Does not include acquisition time. Equivalent to 44.8 ksps including acquisition time.
SIDA108A	A_CONV10	Conversion time for 10-bit resolution at conversion rate = Fhclk/(2^(N+2)). Clock frequency = 48 MHz.	_	-	85.3	μs	Does not include acquisition time. Equivalent to 11.6 ksps including acquisition time.
SIDA109	A_SND	Signal-to-noise and Distortion ratio (SINAD)	_	61	_	dB	With 10-Hz input sine wave, external 2.4-V reference, V _{REF} (2.4 V) mode
SIDA110	A_BW	Input bandwidth without aliasing	_	_	22.4	kHz	8-bit resolution
SIDA111	A_INL	Integral Non Linearity. 1 ksps	ı	-	2	LSB	V _{REF} = 2.4 V or greater
SIDA112	A_DNL	Differential Non Linearity. 1 ksps	_	_	1	LSB	

Document Number: 002-00123 Rev. *K Page 19 of 37



Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 13. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	-	45		All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 12 MHz	_	_	155	μΑ	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 48 MHz	_	_	650		All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	_	_	Fc	MHz	Fc max = CLK_SYS Maximum = 48 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/Fc	_	_		For all trigger events ^[6]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/Fc	_	-		Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	_	_	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	_	_		Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	_	_		Minimum pulse width between Quadrature phase inputs

Document Number: 002-00123 Rev. *K Page 20 of 37

Note
6. Trigger events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected.



 I^2C

Table 14. Fixed I²C DC Specifications^[7]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	_	50		_
SID150	I _{I2C2}	Block current consumption at 400 kHz	_	_	135	μA	_
SID151	I _{12C3}	Block current consumption at 1 Mbps	-	-	310		_
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	-	-	1.4		

Table 15. Fixed I²C AC Specifications^[7]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	_	_	1	Msps	-

Table 16. SPI DC Specifications^[7]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID163	ISPI1	Block current consumption at 1 Mbps	_	1	360		-
SID164	ISPI2	Block current consumption at 4 Mbps	_	_	560	μΑ	_
SID165	ISPI3	Block current consumption at 8 Mbps	_	_	600		_

Table 17. SPI AC Specifications [7]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions				
SID166	FSPI	SPI operating frequency (Master; 6X Oversampling)	-	_	8	MHz					
Fixed SPI N	ixed SPI Master Mode AC Specifications										
SID167	TDMO	MOSI Valid after SClock driving edge	_	_	15		_				
SID168	TDSI	MISO Valid before SClock capturing edge	20	-	_	ns	Full clock, late MISO sampling				
SID169	ТНМО	Previous MOSI data hold time	0	_	_		Referred to Slave capturing edge				
Fixed SPI S	lave Mode AC	Specifications									
SID170	ТОМІ	MOSI Valid before Sclock Capturing edge	40	_	_		-				
SID171	TDSO	MISO Valid after Sclock driving edge	_	_	42 + 3*Tcpu	ns	T _{CPU} = 1/F _{CPU}				
SID171A	TDSO_EXT	MISO Valid after Sclock driving edge in Ext. Clk mode	-	_	48		_				
SID172	THSO	Previous MISO data hold time	0	_	_		_				
SID172A	TSSELSSCK	SSEL Valid to first SCK Valid edge	_	_	100	ns	-				

Document Number: 002-00123 Rev. *K

Note
7. Guaranteed by characterization.



Table 18. UART DC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID160	I _{UART1}	Block current consumption at 100 Kbps	_	1	55	μΑ	_
SID161	I _{UART2}	Block current consumption at 1000 Kbps	_	_	312	μΑ	_

Table 19. UART AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID162	F _{UART}	Bit rate	1	1	1	Mbps	-

Table 20. LCD Direct Drive DC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID154	I _{LCDLOW}	Operating current in low power mode	1	5	1	μA	16 × 4 small segment disp. at 50 Hz
SID155	C _{LCDCAP}	LCD capacitance per segment/common driver	-	500	5000	pF	-
SID156	LCD _{OFFSET}	Long-term segment offset	_	20	-	mV	-
SID157	I _{LCDOP1}	LCD system operating current Vbias = 5 V	-	2	-	mA	32 × 4 segments. 50 Hz. 25 °C
SID158	I _{LCDOP2}	LCD system operating current Vbias = 3.3 V	ı	2	-	ША	32 × 4 segments. 50 Hz. 25 °C

Table 21. LCD Direct Drive AC Specifications^[8]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID159	F _{LCD}	LCD frame rate	10	50	150	Hz	_

Note8. Guaranteed by characterization.



Memory

Table 22. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V_{PE}	Erase and program voltage	1.71	1	5.5	V	_

Table 23. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[9]	Row (block) write time (erase and program)	1	_	20		Row (block) = 128 bytes
SID175	T _{ROWERASE} ^[9]	Row erase time	_	_	16	ms	_
SID176	T _{ROWPROGRAM} ^[9]	Row program time after erase	_	_	4		_
SID178	T _{BULKERASE} ^[9]	Bulk erase time (32 KB)	-	_	35		_
SID180 ^[10]	T _{DEVPROG} ^[9]	Total device program time	_	_	7	Seconds	_
SID181 ^[10]	F _{END}	Flash endurance	100 K	_	_	Cycles	_
SID182 ^[10]	F _{RET}	Flash retention. T _A ≤ 55 °C, 100 K P/E cycles	20	_	_	Years	-
SID182A ^[10]	-	Flash retention. $T_A \le 85$ °C, 10 K P/E cycles	10	_	_	Tears	-
SID256	TWS48	Number of Wait states at 48 MHz	2	_	_		CPU execution from Flash
SID257	TWS24	Number of Wait states at 24 MHz	1	_	_		CPU execution from Flash

System Resources

Power-on Reset (POR)

Table 24. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	1	67	V/ms	At power-up
SID185 ^[10]	V _{RISEIPOR}	Rising trip voltage	0.80	1	1.5	V	_
SID186 ^[10]	V _{FALLIPOR}	Falling trip voltage	0.70	ı	1.4		_

Table 25. Brown-out Detect (BOD) for V_{CCD}

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 ^[10]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48	_	1.62	V	_
SID192 ^[10]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	1	1.5		_

Document Number: 002-00123 Rev. *K Page 23 of 37

Notes

9. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.



SWD Interface

Table 26. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	_	1	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	1.71 V ≤ V _{DD} ≤ 3.3 V	_	_	7	IVITZ	SWDCLK ≤ 1/3 CPU clock frequency
SID215 ^[11]	T_SWDI_SETUP	T = 1/f SWDCLK	0.25*T	_	_		_
SID216 ^[11]	T_SWDI_HOLD	T = 1/f SWDCLK	0.25*T	_	_	ne	_
SID217 ^[11]	T_SWDO_VALID	T = 1/f SWDCLK	_	_	0.5*T	ns	_
SID217A ^[11]	T_SWDO_HOLD	T = 1/f SWDCLK	1	_	_		_

Internal Main Oscillator

Table 27. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	_	-	250	μA	_
SID219	I _{IMO2}	IMO operating current at 24 MHz	_	-	180	μA	_

Table 28. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	F _{IMOTOL1}	Frequency variation at 24, 32, and 48 MHz (trimmed)	-	_	±2	%	
SID226	T _{STARTIMO}	IMO startup time	-	_	7	μs	_
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	_	145	_	ps	_

Internal Low-Speed Oscillator

Table 29. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID231 ^[11]	I _{ILO1}	ILO operating current	-	0.3	1.05	μΑ	_

Table 30. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID234 ^[11]	T _{STARTILO1}	ILO startup time	_	-	2	ms	_
SID236 ^[11]	T _{ILODUTY}	ILO duty cycle	40	50	60	%	_
SID237	F _{ILOTRIM1}	ILO frequency range	20	40	80	kHz	_

Document Number: 002-00123 Rev. *K Page 24 of 37

Note 11. Guaranteed by characterization.



Table 31. Watch Crystal Oscillator (WCO) Specifications

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID398	FWCO	Crystal Frequency	_	32.768	_	kHz	
SID399	FTOL	Frequency tolerance	_	50	250	ppm	With 20-ppm crystal
SID400	ESR	Equivalent series resistance	_	50	_	kΩ	
SID401	PD	Drive Level	-	_	1	μW	
SID402	TSTART	Startup time	-	_	500	ms	
SID403	CL	Crystal Load Capacitance	6	_	12.5	pF	
SID404	C0	Crystal Shunt Capacitance	-	1.35	_	pF	
SID405	IWCO1	Operating Current (high power mode)	_	_	8	uA	
SID406	IWCO2	Operating Current (low power mode)	_	_	1	uA	

Table 32. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
	•	External clock input frequency	0	-	48	MHz	-
SID306 ^[12]	ExtClkDuty	Duty cycle; measured at V _{DD/2}	45	_	55	%	-

Table 33. Block Specs

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID262 ^[12]	T _{CLKSWITCH}	System clock source switching time	3	-	4	Periods	_

Table 34. Smart I/O Pass-through Time (Delay in Bypass Mode)

Spec ID#	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID252	_	Max delay added by Smart I/O in bypass mode	-	1	1.6	ns	

Document Number: 002-00123 Rev. *K Page 25 of 37

Note 12. Guaranteed by characterization.



Ordering Information

The PSoC 4000S part numbers and features are listed in the following table.

Table 35. PSoC 4000S Ordering Information

							Feat	ures								Pac	kage		
Category	MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	Opamp (CTBm)	CapSense	10-bit CSD ADC	12-bit SAR ADC	LP Comparators	TCPWM Blocks	SCB Blocks	Smart I/Os	Old9	WLCSP (0.35-mm pitch)	24-Pin QFN	32-Pin QFN	32-pin TQFP	40-Pin QFN	48-Pin TQFP
	CY8C4024FNI-S402	24	16	2	0	0	1	0	2	5	2	8	21	'					
	CY8C4024LQI-S401	24	16	2	0	0	1	0	2	5	2	8	19		/				
	CY8C4024LQI-S402	24	16	2	0	0	1	0	2	5	2	16	27			/			
	CY8C4024AXI-S402	24	16	2	0	0	1	0	2	5	2	16	27				/		
	CY8C4024LQI-S403	24	16	2	0	0	1	0	2	5	2	16	34					~	
4024	CY8C4024AZI-S403	24	16	2	0	0	1	0	2	5	2	16	36						~
4024	CY8C4024FNI-S412	24	16	2	0	1	1	0	2	5	2	8	21	~					
	CY8C4024LQI-S411	24	16	2	0	1	1	0	2	5	2	8	19		~				
	CY8C4024LQI-S412	24	16	2	0	1	1	0	2	5	2	16	27			~			
	CY8C4024AXI-S412	24	16	2	0	1	1	0	2	5	2	16	27				~		
Ī	CY8C4024LQI-S413	24	16	2	0	1	1	0	2	5	2	16	34					~	
Ī	CY8C4024AZI-S413	24	16	2	0	1	1	0	2	5	2	16	36						~
	CY8C4025FNI-S402	24	32	4	0	0	1	0	2	5	2	8	21	~					
Ī	CY8C4025LQI-S401	24	32	4	0	0	1	0	2	5	2	8	19		~				
Ī	CY8C4025LQI-S402	24	32	4	0	0	1	0	2	5	2	16	27			~			
Ī	CY8C4025AXI-S402	24	32	4	0	0	1	0	2	5	2	16	27				~		
4005	CY8C4025AZI-S403	24	32	4	0	0	1	0	2	5	2	16	36						~
4025	CY8C4025FNI-S412	24	32	4	0	1	1	0	2	5	2	8	21	~					
	CY8C4025LQI-S411	24	32	4	0	1	1	0	2	5	2	8	19		~				
	CY8C4025LQI-S412	24	32	4	0	1	1	0	2	5	2	16	27			~			
	CY8C4025AXI-S412	24	32	4	0	1	1	0	2	5	2	16	27				~		
	CY8C4025AZI-S413	24	32	4	0	1	1	0	2	5	2	16	36						~
	CY8C4045FNI-S412	48	32	4	0	1	1	0	2	5	2	8	21	~					
	CY8C4045LQI-S411	48	32	4	0	1	1	0	2	5	2	8	19		~				
4045	CY8C4045LQI-S412	48	32	4	0	1	1	0	2	5	2	16	27			~			
	CY8C4045AXI-S412	48	32	4	0	1	1	0	2	5	2	16	27				~		
	CY8C4045AZI-S413	48	32	4	0	1	1	0	2	5	2	16	36						~

Document Number: 002-00123 Rev. *K Page 26 of 37




The nomenclature used in the preceding table is based on the following part numbering convention:

Table 36. Nomenclature

Field	Description	Values	Meaning
CY8C	Cypress Prefix		
4	Architecture	4	PSoC 4
Α	Family	0	4000 Family
В	CPU Speed	2	24 MHz
	Or O Speed	4	48 MHz
		4	16 KB
_	C Flash Capacity	5	32 KB
		6	64 KB
		7	128 KB
		AX	TQFP (0.8-mm pitch)
		AZ	TQFP (0.5-mm pitch)
DE	Package Code	LQ	QFN
		PV	SSOP
		FN	CSP
F	Temperature Range	I	Industrial
		S	PSoC 4 S-Series
S	Sorios Dosignator	М	PSoC 4 M-Series
3	Series Designator	L	PSoC 4 L-Series
		BL	PSoC 4 BLE-Series
XYZ	Attributes Code	000-999	Code of feature set in the specific family

The following is an example of a part number:



Document Number: 002-00123 Rev. *K Page 27 of 37



Packaging

The PSoC 4000S will be offered in 48-pin TQFP, 40-pin QFN, 32-pin QFN, 32-pin QFN, 32-pin TQFP, and 25-ball WLCSP packages. Package dimensions and Cypress drawing numbers are in the following table.

Table 37. Package List

Spec ID#	Package	Description	Package Dwg
BID20	48-pin TQFP	7 × 7 × 1.4 mm height with 0.5-mm pitch	51-85135
BID27	40-pin QFN	6 × 6 × 0.6 mm height with 0.5-mm pitch	001-80659
BID34A	32-pin QFN	5 × 5 × 0.6 mm height with 0.5-mm pitch	001-42168
BID34	24-pin QFN	4 × 4 × 0.6 mm height with 0.5-mm pitch	001-13937
BID34G	32-pin TQFP	7 × 7 × 1.4 mm height with 0.8-mm pitch	51-85088
BID34F	25-ball WLCSP	2.02 × 1.93 × 0.48 mm height with 0.35-mm pitch	002-09957

Table 38. Package Thermal Characteristics

Parameter	Description	Package	Min	Тур	Max	Units
TA	Operating ambient temperature		-40	25	85	°C
TJ	Operating junction temperature		-40	_	100	°C
TJA	Package θ _{JA}	48-pin TQFP	-	73.5	_	°C/W
TJC	Package θ _{JC}	48-pin TQFP	_	33.5	_	°C/W
TJA	Package θ _{JA}	40-pin QFN	_	17.8	_	°C/W
TJC	Package θ _{JC}	40-pin QFN	_	2.8	_	°C/W
TJA	Package θ _{JA}	32-pin QFN	_	20.8	_	°C/W
TJC	Package θ_{JC}	32-pin QFN	_	5.9	_	°C/W
TJA	Package θ_{JA}	24-pin QFN	_	21.7	-	°C/W
TJC	Package θ_{JC}	24-pin QFN	_	5.6	_	°C/W
TJA	Package θ _{JA}	32-pin TQFP	_	29.4	_	°C/W
TJC	Package θ_{JC}	32-pin TQFP	_	3.5	_	°C/W
TJA	Package θ _{JA}	25-ball WLCSP	_	54.6	_	°C/W
TJC	Package θ _{JC}	25-ball WLCSP	-	0.5	_	°C/W

Table 39. Solder Reflow Peak Temperature

Pa	ckage	Maximum Peak Temperature	Maximum Time at Peak Temperature
	All	260 °C	30 seconds

Table 40. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

-	-
Package	MSL
All except WLCSP	MSL 3
25-ball WLCSP	MSL 1

Document Number: 002-00123 Rev. *K Page 28 of 37



Package Diagrams

Figure 5. 48-pin TQFP Package Outline





Figure 6. 40-pin QFN Package Outline



NOTES:

- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: 68 ±2 mg
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-80659 *A






Figure 7. 32-pin QFN Package Outline

SYMBOL	D	DIMENSIONS						
STIMBUL	MIN. NOM.		MAX.					
А	0.50	0.55	0.60					
A1	-	0.020	0.045					
A2	0.15 BSC							
D	4.90	5.00	5.10					
D2	3.40	3.50	3.60					
E	4.90	5.00	5.10					
E2	3.40	3.50	3.60					
L	0.30	0.40	0.50					
b	0.18	0.25	0.30					
е	0.50 TYP							


NOTES:

- 1. HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT: 0.0388g
- 4. DIMENSIONS ARE IN MILLIMETERS

001-42168 *F



Figure 8. 24-pin QFN Package Outline



NOTES:

- 1. HATCH IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC # MO-248
- 3. PACKAGE WEIGHT: $29 \pm 3 \text{ mg}$
- 4. ALL DIMENSIONS ARE IN MILLIMETERS

001-13937 *F

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.







Figure 9. 32-pin TQFP Package Outline

51-85088 *E

Figure 10. 25-Ball WLCSP Package Outline



ALL DIMENSIONS ARE IN MM JEDEC Publication 95; Design Guide 4.18

002-09957 **



Acronyms

Table 41. Acronyms Used in this Document

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM [®]	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMIPS	Dhrystone million instructions per second
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge

 Table 41. Acronyms Used in this Document (continued)

Acronym	Description			
ETM	embedded trace macrocell			
FIR	finite impulse response, see also IIR			
FPB	flash patch and breakpoint			
FS	full-speed			
GPIO	general-purpose input/output, applies to a PSoC pin			
HVI	high-voltage interrupt, see also LVI, LVD			
IC	integrated circuit			
IDAC	current DAC, see also DAC, VDAC			
IDE	integrated development environment			
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol			
IIR	infinite impulse response, see also FIR			
ILO	internal low-speed oscillator, see also IMO			
IMO	internal main oscillator, see also ILO			
INL	integral nonlinearity, see also DNL			
I/O	input/output, see also GPIO, DIO, SIO, USBIO			
IPOR	initial power-on reset			
IPSR	interrupt program status register			
IRQ	interrupt request			
ITM	instrumentation trace macrocell			
LCD	liquid crystal display			
LIN	Local Interconnect Network, a communications protocol.			
LR	link register			
LUT	lookup table			
LVD	low-voltage detect, see also LVI			
LVI	low-voltage interrupt, see also HVI			
LVTTL	low-voltage transistor-transistor logic			
MAC	multiply-accumulate			
MCU	microcontroller unit			
MISO	master-in slave-out			
NC	no connect			
NMI	nonmaskable interrupt			
NRZ	non-return-to-zero			
NVIC	nested vectored interrupt controller			
NVL	nonvolatile latch, see also WOL			
opamp	operational amplifier			
PAL	programmable array logic, see also PLD			

Document Number: 002-00123 Rev. *K Page 33 of 37



Table 41. Acronyms Used in this Document (continued)

Acronym	Description			
PC	program counter			
PCB	printed circuit board			
PGA	programmable gain amplifier			
PHUB	peripheral hub			
PHY	physical layer			
PICU	port interrupt control unit			
PLA	programmable logic array			
PLD	programmable logic device, see also PAL			
PLL	phase-locked loop			
PMDD	package material declaration data sheet			
POR	power-on reset			
PRES	precise power-on reset			
PRS	pseudo random sequence			
PS	port read data register			
PSoC [®]	Programmable System-on-Chip™			
PSRR	power supply rejection ratio			
PWM	pulse-width modulator			
RAM	random-access memory			
RISC	reduced-instruction-set computing			
RMS	root-mean-square			
RTC	real-time clock			
RTL	register transfer language			
RTR	remote transmission request			
RX	receive			
SAR	successive approximation register			
SC/CT	switched capacitor/continuous time			
SCL	I ² C serial clock			
SDA	I ² C serial data			
S/H	sample and hold			
SINAD	signal to noise and distortion ratio			
SIO	special input/output, GPIO with advanced features. See GPIO.			
SOC	start of conversion			
SOF	start of frame			
SPI	Serial Peripheral Interface, a communications protocol			
SR	slew rate			
SRAM	static random access memory			
SRES	software reset			
SWD	serial wire debug, a test protocol			

Table 41. Acronyms Used in this Document (continued)

Acronym	Description			
SWV	single-wire viewer			
TD	transaction descriptor, see also DMA			
THD	total harmonic distortion			
TIA	transimpedance amplifier			
TRM	technical reference manual			
TTL	transistor-transistor logic			
TX	transmit			
UART	Universal Asynchronous Transmitter Receiver, a communications protocol			
UDB	universal digital block			
USB	Universal Serial Bus			
USBIO	USB input/output, PSoC pins used to connect to a USB port			
VDAC	voltage DAC, see also DAC, IDAC			
WDT	watchdog timer			
WOL	write once latch, see also NVL			
WRES	watchdog timer reset			
XRES	external reset I/O pin			
XTAL	crystal			

Document Number: 002-00123 Rev. *K Page 34 of 37



Document Conventions

Units of Measure

Table 42. Units of Measure

Symbol	Unit of Measure			
°C	degrees Celsius			
dB	decibel			
fF	femto farad			
Hz	hertz			
KB				
kbps	1024 bytes			
Khr	kilobits per second kilohour			
kHz	kilohertz			
	kilo ohm			
kΩ				
ksps	kilosamples per second			
LSB	least significant bit			
Mbps	megabits per second			
MHz	megahertz			
ΜΩ	mega-ohm			
Msps	megasamples per second			
μΑ	microampere			
μF	microfarad			
μH	microhenry			
μs	microsecond			
μV	microvolt			
μW	microwatt			
mA	milliampere			
ms	millisecond			
mV	millivolt			
nA	nanoampere			
ns	nanosecond			
nV	nanovolt			
Ω	ohm			
pF	picofarad			
ppm	parts per million			
ps	picosecond			
s	second			
sps	samples per second			
sqrtHz	square root of hertz			
V	volt			
i	1			

Document Number: 002-00123 Rev. *K



Document History Page

Revision	Number: 00	Orig. of Change	Submission Date	Description of Change
**	4883809	WKA	08/28/2015	New data sheet.
*A	4992376	WKA	10/30/2015	Updated Pinouts. Added V _{DDD} ≥ 2.2V at –40 °C under Conditions for specs SID247A, SID90, SID92. Updated Table 12. Updated Ordering Information.
*B	5037826	SLAN	12/08/2015	Changed datasheet status to Preliminary
*C	5104369	WKA	01/27/2016	Added Errata. Added 25 WLCSP package details. Updated theta $J_{\rm A}$ and $J_{\rm C}$ values for all packages.
*D	5139206	WKA	02/16/2016	Updated copyright information at the end of the document.
*E	5173961	WKA	03/15/2016	Updated Pinouts. Updated values for SID79, BID194. SID175, and SID176. Updated CSD and IDAC Specifications. Updated 10-bit CapSense ADC Specifications.
*F	5268662	WKA	05/12/2016	Updated Alternate Pin Functions. Updated the following specs: SID310, SID312, SID313, SID314, SID314C, SID314D, SID314E, SID315, SID315C, SID315D, SID315E, SID322A, SID322B, SIDA109. Removed Errata section. Updated the Cypress logo and copyright information based on the template.
*G	5330930	WKA	07/27/2016	Changed status from Preliminary to Final. Updated LCD Segment Drive. Updated SID60 conditions. Updated IDD specs. Corrected package dimensions for WLCSP package and added WLCSP MS condition.
*H	5415365	WKA	09/14/2016	Added 40-pin QFN pin and package details. Updated IDD spec values in DC Specifications.
*	5561833	WKA	01/09/2017	Changed PRGIO references to Smart I/O.
*J	5704046	GNKK	04/26/2017	Updated the Cypress logo and copyright information.
*K	5969745	JIAO	11/17/2017	Updated Document Title to read as "PSoC® 4: PSoC 4000S Datasheet Programmable System-on-Chip (PSoC®)". Added 32-pin TQFP Package related information in all instance across the document.
				Updated Ordering Information: Updated part numbers. Updated Packaging: Updated Package Diagrams: spec 001-42168 – Changed revision from *E to *F. Added spec 51-85088 *E.

Document Number: 002-00123 Rev. *K



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/mcu

cypress.com/wireless

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

ARM® Cortex® Microcontrollers

cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

Microcontrollers

Wireless Connectivity

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, functional devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-00123 Rev. *K Revised November 17, 2017 Page 37 of 37