

Switch-Mode Power Supplies

Voltage and Current Sensing

Alarms, Detectors, and Sensors

D (SOIC) OR PW (TSSOP) PACKAGE (TOP VIEW)

COMF

16 40UT

15 4IN-

14] 4IN+

13 V<sub>cc-</sub>

12 3IN+

11 3IN-

10 30UT

9 CATHODE

Power-Good, Overvoltage, Undervoltage,

APPLICATIONS

10UT 11

1IN-

1IN+ 3

 $V_{cc+}$  4

2IN+ 5

2IN-[6

20UT 7

V<sub>REF</sub> [8

**Battery Chargers** 

**Overcurrent Detection** 

**Window Comparators** 

СОМР

SLVS602-MARCH 2006

## FEATURES

- OPERATIONAL AMPLIFIERS
  - Low Supply Current...200 µA/A
  - Medium Speed…2.1 MHz
  - Low-Level Output Voltage Close to  $V_{CC-}$ ...0.1 V Typ (R<sub>L</sub> = 10 k $\Omega$ )
  - Input Common-Mode Voltage Range Includes Ground
- COMPARATORS
  - Low Supply Current...200  $\mu$ A/A (V<sub>CC</sub> = 5 V)
  - Input Common-Mode Voltage Range Includes Ground
  - Low Output Saturation Voltage...
    Typically 250 mV (I<sub>sink</sub> = 4 mA)
- VOLTAGE REFERENCE
  - Adjustable Output Voltage...V<sub>REF</sub> to 36 V
  - Sink Current Capability...1 mA to 100 mA
  - 0.4% (A Grade) and 1% (Standard Grade)
    Precision
  - Latch-Up Immunity

## **DESCRIPTION/ORDERING INFORMATION**

The TSM102 and TMS102A combine the building blocks of a dual operational amplifier, a dual comparator, and a precision voltage reference, all of which often are used to implement a wide variety of power-management functions, including overcurrent detection, undervoltage/overvoltage detection, power-good detection, window comparators, error amplifiers, etc. Additional applications include alarm and detector/sensor applications.

The TSM102A offers a tight V<sub>REF</sub> tolerance of 0.4% at 25°C. The TSM102 and TSM102A are characterized for operation from  $-40^{\circ}$ C to 85°C.

ORDERING INFO	RMATION

T <sub>A</sub>	MAX V <sub>REF</sub> TOLERANCE (25°C)	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
		SOIC – D	Tube of 75	TSM102AID	TSM102AI
	A grade:	50IC - D	Reel of 2500	TSM102AIDR	TSIMTUZAI
	0.4% precision	TSSOP – PW	Tube of 90	TSM102AIPW	SN102AI
–40°C to 85°C			Reel of 2000	TSM102AIPWR	SINTUZAI
-40°C 10 85°C		SOIC – D	Tube of 75	TSM102ID	TOMAGO
	Standard grade:	50IC - D	Reel of 2500	TSM102IDR	TSM102I
	1% precision	TSSOP – PW	Tube of 90	TSM102IPW	SN14021
		1350P - PW	Reel of 2000	TSM102IPWR	- SN102I

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLVS602-MARCH 2006

#### Absolute Maximum Ratings<sup>(1)</sup>

over free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage			36	V
$V_{ID}$	Input differential voltage			36	V
VI	Input voltage range	Input voltage range			
I <sub>KA</sub>	Voltage reference cathode current		100	mA	
0	Package thermal impedance <sup>(2)(3)</sup>	D package		73	°C/W
$\theta_{JA}$	Package thermal impedance (2)(0)	PW package		-0.3 36 100 73 108 150	-C/W
TJ	Maximum junction temperature			150	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) - T<sub>A</sub>)/θ<sub>JA</sub>. Selecting the maximum of 150°C can affect reliability.
 (3) The package thermal impedance is calculated in accordance with JESD 51-7.

#### **Recommended Operating Conditions**

		MIN	MAX	UNIT
$V_{CC+} - V_{CC-}$	Supply voltage	3	30	V
V <sub>ID</sub>	Comparator differential input voltage		$V_{CC+} - V_{CC-}$	V
V <sub>KA</sub>	Cathode-to-anode voltage	V <sub>REF</sub>	36	V
Ι <sub>K</sub>	Reference cathode current	1	100	mA
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

#### **Total Device Electrical Characteristics**

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
	Total supply current,	V = 5 V V = 0 V No load	25°C		0.8	1.5	m ^
ICC	excluding reference cathode current	$V_{CC+} = 5 V$ , $V_{CC-} = 0 V$ , No load	Full range			2	mA

SLVS602-MARCH 2006

## **Operational Amplifier Electrical Characteristics**

 $V_{\rm CC+}$  = 5 V,  $V_{\rm CC-}$  = GND, R1 connected to  $V_{\rm CC}/2$  (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
V	Input offect voltage			25°C		1	4.5	mV
V <sub>IO</sub>	Input offset voltage			Full range			6.5	mv
$\alpha V_{IO}$	Input offset voltage drift			25°C		10		μV/°C
	Input offect ourrent			25°C		5	20	nA
I <sub>IO</sub>	Input offset current			Full range			40	ПА
	Input biog gurrent			25°C		20	100	~ ^
I <sub>IB</sub>	Input bias current			Full range			200	nA
^		V <sub>CC+</sub> = 30 V, R1 = 10 kΩ,	$V_{CC+} = 30 \text{ V}$ , R1 = 10 kΩ.			100		V/mV
A <sub>VD</sub>	Large-signal voltage gain	$V_0 = 5 V \text{ to } 25 V$	Full range	25			V/IIIV	
k <sub>SVR</sub>	Supply-voltage rejection ratio	$V_{CC+} = 5 V \text{ to } 30 V$		25°C	80	100		dB
	Input common mode veltage			25°C	V <sub>CC-</sub>		V <sub>CC+</sub> – 1.8	V
VICM	Input common-mode voltage		Full range	V <sub>CC-</sub>		V <sub>CC+</sub> – 2.2	v	
CMRR	Common-mode rejection ratio	$V_{CC+} = 30 \text{ V},$ $V_{ICM} = 0 \text{ V to } V_{CC+} - 1.8 \text{ V}$		25°C	70	90		dB
	Chart circuit ourrent		Source	25°C	3	6		~ ^
I <sub>SC</sub>	Short-circuit current	$V_{ID} = \pm 1 V, V_{O} = 2.5 V$	Sink	25 C	3	6		mA
V	Lligh lovel output veltage	V 20 V D 10 k0		25°C	27	28		V
V <sub>OH</sub>	High-level output voltage	$V_{CC+} = 30 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$		Full range	26			v
V		D 10 k0		25°C		130	170	mV
V <sub>OL</sub>	Low-level output voltage	$R_L = 10 \ k\Omega$		Full range			200	mv
SR	Slew rate	$ \begin{array}{c} V_{CC} = \pm 15 \ \text{V}, \ C_L = 100 \ \text{pF}, \\ V_I = \pm 10 \ \text{V}, \ R_L = 10 \ \text{k}\Omega \end{array} $		25°C	1.3	2		V/µs
GBW	Gain bandwidth product	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, \text{ f}$	25°C	1.4	2.1		MHz	
Φm	Phase margin	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}$		25°C		45		0
THD	Total harmonic distortion			25°C		0.01		%
Vn	Equivalent input noise voltage	f = 1 kHz		25°C		19		nV/√Hz



SLVS602-MARCH 2006

#### **Comparator Electrical Characteristics**

 $V_{CC+} = 5 \text{ V}, V_{CC-} = \text{GND} \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
V	Input offset voltage		25°C			5	mV	
V <sub>IO</sub>	input onset voltage		Full range			9	mv	
V <sub>ID</sub>	Comparator differential input voltage		Full range			V <sub>CC+</sub>	V	
1	Input offect ourrent		25°C			50	- 0	
I <sub>IO</sub>	Input offset current		Full range	150			nA	
1	Innut high ourrent		25°C			250	~ ^	
I <sub>IB</sub>	Input bias current		Full range			400	nA	
	Ligh lovel output ourrest	V 1VV V 20V	25°C		0.1		nA	
I <sub>OH</sub> F	High-level output current	$V_{ID} = 1 V, V_{CC} = V_{O} = 30 V$	Full range			1	μΑ	
V					250	400	mV	
V <sub>OL</sub>	Low-level output voltage	$V_{ID} = -1 V$ , $I_{sink} = 4 mA$	Full range			700	mv	
A <sub>VD</sub>	Large-signal voltage gain	$V_{CC+} = 15$ V, R1 = 15 kΩ, V <sub>O</sub> = 1 V to 11 V	25°C		200		V/mV	
I <sub>sink</sub>	Output sink current	$V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V}$	25°C	6	16		mA	
M	Input common-mode		25°C	0		V <sub>CC+</sub> – 1.5	V	
V <sub>ICM</sub>	voltage range		Full range	0		$V_{CC+} - 2$	v	
t <sub>RESP</sub>	Response time <sup>(1)</sup>	R1 = 5.1 k $\Omega$ to V <sub>CC+</sub> , V <sub>REF</sub> = 1.4 V	25°C		1.3		μs	
t <sub>RESP,large</sub>	Large-signal response time	R1 = 5.1 kΩ to V <sub>CC+</sub> , V <sub>REF</sub> = 1.4 V, V <sub>I</sub> = TTL	25°C		300		ns	

(1) The response-time specification is for 100-mV input step with 5-mV overdrive. For larger overdrive signals, 300 ns can be obtained.


SLVS602-MARCH 2006


## **Voltage-Reference Electrical Characteristics**

	PARAMETER		TEST CONDITIONS	T <sub>A</sub>	MIN	TYP	MAX	UNIT
V	Reference voltage <sup>(1)</sup>	TSM102	$V_{KA} = V_{REF}, I_K = 10 \text{ mA},$	25°C	2.475	2.5	2.525	V
V <sub>REF</sub>	Reference vollage	TSM102A	See Figure 1	25°C	2.49	2.5	2.51	v
$\Delta V_{REF}$	Reference input voltage over temperature range		$V_{KA} = V_{REF}$ , $I_K = 10$ mA, See Figure 1	Full range		7	30	mV
	Average temperature coefficient of reference input voltage <sup>(2)</sup>		$V_{KA} = V_{REF}$ , $I_K = 10 \text{ mA}$	Full range		±22	±100	ppm/°C
V <sub>REF</sub> V <sub>KA</sub>	Ratio of change in reference voltage to change in cathode voltage		$V_{KA} = 3 V \text{ to } 36 V, I_K = 10 \text{ mA},$ See Figure 2	25°C		-1.1	-2	mV/V
	Defenses insut summer		$I_{K} = 10 \text{ mA}, \text{R1} = 10 \text{ k}\Omega, \text{R2} = \infty,$	25°C		1.5	2.5	
I <sub>REF</sub>	Reference input current		See Figure 2	Full range			3	μA
$\Delta I_{REF}$	Reference input current over temperature range		$I_{K}$ = 10 mA, R1 = 10 k $\Omega$ , R2 = $\infty$ , See Figure 2	Full range		0.5	1	μΑ
I <sub>min</sub>	Minimum cathode current for regulation	nt	V <sub>KA</sub> = V <sub>REF</sub> , See Figure 1	25°C		0.5	1	mA
I <sub>K,OFF</sub>	Off-state cathode current		See Figure 3	25°C		180	500	nA

ΔV<sub>REF</sub> is defined as the difference between the maximum and minimum values obtained over the full temperature range. ΔV<sub>REF</sub> = V<sub>REF(MAX)</sub> - V<sub>REF(MIN)</sub>
 The temperature coefficient is defined as the slopes (positive and negative) of the voltage vs temperature limits within which the

reference voltage is specified.





SLVS602-MARCH 2006



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuit for  $V_{KA} = V_{REF}$ 




Figure 2. Test Circuit for  $V_{KA} > V_{REF}$ 




Figure 3. Test Circuit for I<sub>OFF</sub>




SLVS602-MARCH 2006


## **TYPICAL CHARACTERISTICS**


# 

AMPLIFIER TOTAL HARMONIC DISTORTION

#### Figure 4.










Figure 5.

V<sub>REF</sub> STABILITY VS CAPACITANCE





Figure 7.

Figure 6.

SLVS602-MARCH 2006



## **TYPICAL CHARACTERISTICS (continued)**



Y TEXAS NSTRUMENTS www.ti.com

24-May-2007

## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TSM102AID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102AIDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102AIDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102AIDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102AIPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102AIPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102AIPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102AIPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102ID	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102IDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102IDR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102IDRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102IPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102IPWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102IPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TSM102IPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com

#### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE AND REEL INFORMATION

#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSM102AIDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM102AIPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TSM102IDR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TSM102IPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSM102AIDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM102AIPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
TSM102IDR	SOIC	D	16	2500	367.0	367.0	38.0
TSM102IPWR	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated