Power MOSFET

60 V, 36 m Ω , 24 A, Dual N-Channel

Features

- Small Footprint (5x6 mm) for Compact Designs
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- 175°C Operating Temperature
- NVMFD5483NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- This is a Pb-Free Device

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

| Parameter | | Symbol | Value | Unit | |
|--|-----------------|----------------------------|-----------------------------------|---------------|----|
| Drain-to-Source Voltage | | | V _{DSS} | 60 | V |
| Gate-to-Source Voltage | | | V_{GS} | ±20 | V |
| Continuous Drain Current R _{0JC} (Notes 1, 2, 4) | Steady State | T _C = 25°C | I _D | 24 | Α |
| | | T _C = 100°C | | 17 | |
| Power Dissipation R _{0JC} (Notes 1, 2) | | T _C = 25°C | P _D | 44.1 | W |
| | | T _C = 100°C | | 22.1 | |
| Continuous Drain Current R _{0.IA} | Steady State | T _A = 25°C | I _D | 6.4 | Α |
| (Notes 1, 3 & 4) | | T _A = 100°C | | 4.5 | |
| Power Dissipation R _{0JA} (Notes 1 & 3) | | T _A = 25°C | P _D | 3.1 | W |
| | | T _A = 100°C | | 1.5 | |
| Pulsed Drain Current | $T_A = 25$ | °C, t _p = 10 μs | I _{DM} | 153 | Α |
| Operating Junction and Storage Temperature | | | T _J , T _{stg} | -55 to 175 | ç |
| Source Current (Body Diode) | | | I _S | 39 | Α |
| Single Pulse Drain-to-Source Avalanche Energy (T _J = 25° C, V _{GS} = 10 V, I _{L(pk)} = 28 A, L = 0.1 mH) | | | E _{AS} | 39 | mJ |
| Lead Temperature for Soldering Purposes (1/8" from case for 10 s) | | | T _L | 260 | °C |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS (Note 1)

| Parameter | Symbol | Value | Unit |
|---|-----------------|-------|------|
| Junction-to-Case - Steady State (Note 2) | $R_{\theta JC}$ | 3.4 | °C/W |
| Junction-to-Ambient - Steady State (Note 3) | $R_{\theta JA}$ | 49 | |

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted to an ideal (infinite) heat sink.
- 3. Surface-mounted on FR4 board using a 650 $\mbox{mm}^2,$ 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second are higher but are dependent on pulse duration and duty cycle.





ON Semiconductor®

www.onsemi.com

| V _{(BR)DSS} | R _{DS(on)} MAX | I _D MAX |
|----------------------|-------------------------|--------------------|
| 60 V | 36 mΩ @ 10 V | 24 A |
| | 45 mΩ @ 4.5 V | 24 A |

Dual N-Channel





XXXXXX = 5483NL

(NVMFD5483NL) or

5483LW

(NVMFD5483NLWF)

A = Assembly Location

Y = Year W = Work

W = Work WeekZZ = Lot Traceability

ORDERING INFORMATION

| Device | Package | Shipping [†] | | |
|------------------|-------------------|-----------------------|--|--|
| NVMFD5483NLT1G | DFN8 (Pb-Free) | 1500/ Tape & Reel | | |
| NVMFD5483NLT3G | DFN8 (Pb-Free) | 5000/ Tape & Reel | | |
| NVMFD5483NLWFT1G | DFN8 (Pb-Free) | 1500/ Tape & Reel | | |
| NVMFD5483NLWFT3G | DFN8 (Pb-Free) | 5000/ Tape & Reel | | |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

| Parameter | Symbol | Test Condition | | Min | Тур | Max | Unit |
|--|--------------------------------------|--|---|-----|------|------|-------|
| OFF CHARACTERISTICS | • | | | | - | - | - |
| Drain-to-Source Breakdown Voltage | V _{(BR)DSS} | $V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$ | | 60 | | | V |
| Drain-to-Source Breakdown Voltage Temperature Coefficient | V _{(BR)DSS} /T _J | Reference to 25°C I _D = 250 μA | | | 63 | | mV/°C |
| Zero Gate Voltage Drain Current | I _{DSS} | $V_{GS} = 0 V$, | T _J = 25°C | | | 1.0 | μΑ |
| | | $V_{DS} = 60 \text{ V}$ | $V_{DS} = 60 \text{ V}$ $T_{J} = 125^{\circ}\text{C}$ | | | 10 | |
| Gate-to-Source Leakage Current | I_{GSS} | $V_{DS} = 0 V, V_{GS}$ | = ±20 V | | | ±100 | nA |
| ON CHARACTERISTICS (Note 5) | | | | | | | |
| Gate Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}$, $I_D =$ | 250 μΑ | 1.5 | | 2.5 | V |
| Gate Threshold Voltage Temperature Coefficient | V _{GS(TH)} /T _J | Reference to 25°C I _D = 250 μA | | | -5.2 | | mV/°C |
| Drain-to-Source On Resistance | R _{DS(on)} | V _{GS} = 10 V, I _D = 15 A | | | 29 | 36 | mΩ |
| | | $V_{GS} = 4.5 \text{ V}, I_{D}$ | = 15 A | | 36 | 45 | 1 |
| CHARGES AND CAPACITANCES | • | | | | | | • |
| Input Capacitance | C _{iss} | $V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz, V}_{DS} = 25 \text{ V}$ | | | 668 | | pF |
| Output Capacitance | C _{oss} | | | | 152 | | |
| Reverse Transfer Capacitance | C _{rss} | | | | 67 | | |
| Total Gate Charge | Q _{G(TOT)} | | | | 23.4 | | nC |
| Threshold Gate Charge | Q _{G(TH)} | $V_{GS} = 10 \text{ V}, V_{DS} = 48 \text{ V},$ $I_{D} = 10 \text{ A}$ $V_{GS} = 4.5 \text{ V}, V_{DS} = 48 \text{ V}, I_{D} = 10 \text{ A}$ | | | 0.65 | | 1 |
| Gate-to-Source Charge | Q_{GS} | | | | 2.14 | | 1 |
| Gate-to-Drain Charge | Q_{GD} | | | | 9.16 | | 1 |
| Total Gate Charge | Q _{G(TOT)} | | | | 13.2 | | nC |
| SWITCHING CHARACTERISTICS (No | ote 6) | | | | | | • |
| Turn-On Delay Time | t _{d(on)} | | | | 6.8 | | ns |
| Rise Time | t _r | $V_{GS} = 4.5 \text{ V}, V_{DS}$ | : = 48 V, | | 10.3 | | 7] |
| Turn-Off Delay Time | t _{d(off)} | $I_D = 5.0 \text{ A}, R_G = 2.5 \Omega$ | | | 37.5 | | 1 |
| Fall Time | t _f | | | | 23.5 | | |
| DRAIN-SOURCE DIODE CHARACTE | RISTICS | | | | • | • | • |
| Forward Diode Voltage V | V_{SD} | V _{GS} = 0 V, I _S = 10 A | $T_J = 25^{\circ}C$ | | 0.87 | 1.2 | V |
| | | | T _J = 125°C | | 0.82 | | |
| Reverse Recovery Time | t _{RR} | $V_{GS} = 0 \text{ V, } d_{IS}/d_t = 100 \text{ A}/\mu\text{s,}$ $I_S = 10 \text{ A}$ | | | 30 | | ns |
| Charge Time | t _a | | | | 23.3 | | 1 |
| Discharge Time | t _b | | | | 6.7 | | 1 |
| Reverse Recovery Charge | Q _{RR} | | | | 35 | | nC |

^{5.} Pulse Test: pulse width = 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTICS





Figure 12. Thermal Response

PACKAGE DIMENSIONS

DFN8 5x6, 1.27P Dual Flag (SO8FL-Dual)

CASE 506BT ISSUE E



^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and iii) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative